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ABSTRACT 
Power converters with stacked cells or stacked semiconductor switches have the widely-
known advantage of achieving higher voltage or current levels by using standard low-
voltage or low-current switches. This dissertation presents several galvanically isolated 
power electronic converters for various applications and is mainly focused on reducing 
voltage stress on the semiconductor switches. The proposed topologies convert power in 
a single stage and achieve soft-switching throughout their range of operation without 
utilizing snubbing or auxiliary networks. The proposed topologies are divided into three 
categories; DC-DC, DC-AC, and AC-AC. In each category, two power conversion 
topologies are presented. All proposed converters include at least one multiple-winding 
transformer and a resonant capacitor on each winding to form a partial-resonant AC-link 
which facilitates soft turn-on and turn-off transitions for all semiconductor devices. The 
magnetizing inductance of the transformer is the key component in energy transfer. Due 
to non-appearance of a DC link, the proposed converters do not require bulky electrolytic 
capacitors to convert power. Since the AC-link operates at several kilo-hertz, the 
transformer size and weight are significantly smaller than the conventional line-frequency 
transformer. 
Reduction of switch voltage stress is achieved through a sequential connection of cells. 
Each cell is composed of one transformer winding, one resonant capacitor, and one or 
more semiconductor devices. The reduction factor in the voltage stress is directly 
proportional to the number of cells. The energy stored in winding leakage inductances is 
iii 
fed to the AC capacitors to mitigate switching spikes without using auxiliary snubbing 
switches. The transformer design is simple because the inverter operation and soft-
switching are not affected by the transformer non-idealities. 
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1 INTRODUCTION 
Hard-switching Pulse-Width-Modulated (PWM) Power converters are the most 
common power electronic converters in the industry because of their ruggedness and 
simplicity [37]. These advantages usually come at the cost of an efficiency drop due to 
high switching losses and severe Electromagnetic Interference (EMI) due to high dv/dt 
and di/dt. Soft-switching schemes and multi-cell structures have been proposed over the 
past several years to address these implications [37][48][49][52][67]-[77]. Soft-switching 
converters rob the switch of its current and/or voltage at the switching instant to create a 
soft-transition and eliminate or reduce switching losses. This is often achieved by creating 
a resonant behavior in the waveforms, which results in a ripple in the switch voltage and 
current and necessitates higher ratings for the switches, especially at high power ranges 
[48]. Multi-cell structures and specifically multi-level schemes arrange a plurality of 
components in a way that the switching stress is divided and switch ratings, dv/dt, and/or 
di/dt are reduced. The list of multi-cell structures includes, but is not limited to, the 
cascaded H-bridge [49], diode clamped converters [67], and flying capacitor [69]. 
A converter can combine the soft-switching and multi-cell features. A significant 
amount of attention has been given to three-level dc-dc and dc-ac soft-switching 
converters [71]-[76]; however, a large advantage in terms of reduction of voltage stress 
on switches cannot be obtained with only three levels. In [48], a soft-switching dual-active 
bridge dc-dc converter uses two series-connected half-bridges to achieve a high voltage 
on the output. In [70], a resonant high step-down dc-dc converter is proposed that has 
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several half-bridge modules on the input side to accept a high voltage, but it is non-
isolated. A multi-level flying capacitor inverter is introduced in [42]. Although this non-
isolated inverter benefits from soft-switching for all switches and diodes, each phase leg 
requires auxiliary circuitry that includes two coupled inductors to lower the semiconductor 
ratings. Another soft-switching approach that can be applied to multi-cell inverters is the 
use of the Auxiliary Resonant Command Pole (ARCP) [51][52], but cell voltage balancing 
analysis of the ARCP inverter is rather complicated. Also, the operation of the auxiliary 
devices at light and full load conditions are different, and this method requires current 
zero-crossing detection [37]. 
This dissertation proposes several DC-DC, DC-AC, and AC-AC isolated power 
converters. The proposed converters utilize a partially resonating LC link to achieve soft-
switching throughout their range of operation. Several of these converters offer a method 
to split the voltage stress among their switching devices to facilitate utilization of low-
voltage semiconductors.  
Since the proposed topologies are usable in different application, each chapter of this 
dissertation has a dedicated introduction and conclusion that focuses solely on that specific 
topology.   
 
 
  
3 
2 DC-DC TOPOLOGIES 
This chapter proposes two soft-switching DC-DC converters. The fist topology is based 
on a three- or four-winding push-pull structure. The second topology is a soft-switching 
flyback converter with stacked output cell which provides a high voltage gain. 
2.1 Push-Pull Converter1 
2.1.1 Introduction 
The need for power conversion through power electronic converters has been increasing 
rapidly over the past decades [1-4]. The push-pull converters are a popular candidate 
where dc-dc conversion is required. The push-pull converters are capable of processing 
higher power levels compared to the Forward converters. They can provide a high voltage 
gain and galvanic isolation through a three- or four-winding transformer. However, the 
conventional push-pull converter suffers from hard switching losses and spikes due to the 
leakage inductance of the primaries, which necessitates dissipating snubber circuits. 
Extensive research has been devoted to tackle this issue by creating soft-switching 
conditions. In [1], an LC resonant tank is used for each of the input switches to create Zero 
Voltage Switching (ZVS) at turn-on. Soft-switching is achieved in the ac module of [5] 
through a parallel LC resonant tank on the secondary side of the transformer. The leakage 
1
© 2016 IEEE. Reprinted, with permission, from M. Moosavi and H. A. Toliyat, "Soft-switching push-pull converter 
with parallel resonant link and buck-boost capability," 2016 IEEE Energy Conversion Congress and Exposition 
(ECCE), Milwaukee, WI, 2016, pp. 1-8.
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inductance acts as the resonant inductor. Input switches turn on with ZVS and turn off 
with Zero Current Switching (ZCS). Reverse recovery on the rectifying diodes is claimed 
to be eliminated due to the fact that the current through the secondary leakage inductance 
approaches zero. This converter requires a boost inductor on the input side. A three-
transistor Push-Pull topology is proposed in [6], in which ZVS at a certain power range is 
achieved. Compared to a conventional three-winding push-pull converter, this topology 
requires one additional transistor, three capacitors, a saturable inductor, and a free-
wheeling diode. Research carried out in [7] has led to a two stage bidirectional inverter 
with ZCS for primary switches and ZVS for secondary switches. It uses a voltage doubler 
to decrease the transformer turns ratio. An input inductor is installed in series with the 
source to supply the current-fed converter. In [8], a high-frequency link half-bridge 
converter with ZCS is presented. In addition to the series resonant tank, the converter uses 
a pair of assistive inductors and a snubbing capacitor to facilitate the soft-switching. This 
converter can achieve high efficiencies due to using only a few semiconductor devices in 
the current path. However, its control and operation is rather complicated. 
An innovative class of universal (ac-ac and dc-dc) isolated converters with an ac link 
was invented in [9], comprised of two legs of switches on each side of the transformer. 
The converters have a parallel inductive-capacitive ac link and operate with ZVS. In [10], 
two isolated dc-dc converters with a partial resonant LC link are proposed. However, the 
single-ended converters utilize the magnetic core only in one polarity of flux due to the dc 
offset in the magnetizing inductance current. In [11], although the isolated buck-boost dc-
5 
dc converter  operates the core in both half-cycles, the current has to pass through multiple 
semiconductor devices on the input and output sides which increases conduction loses. 
The partial resonant push-pull converter proposed in this section also uses a parallel LC 
link, but requires only two bottom-side switches on the primary and a three-winding 
transformer. The link current and voltage are fully ac, eliminating the need for bulky 
electrolytic capacitors. Turn-on transitions for all switches occur at ZVS. Turn-off 
transition for all switches is soft and losses are reduced by limiting the rate of rise of 
voltage using three capacitors. The three capacitors operate together and can be considered 
one capacitor during the design and analysis. Since the transformer magnetizing 
inductance is used as the resonant link, no extra inductor is required. This inherently buck-
boost converter maintains the soft-switching features for all load current and voltage 
ranges and does not require any dissipating snubbers on the input or output sides. The 
proposed control strategy is simple and easy to implement. The rest of this section explains 
the topology and its operation, provides an analytical approach to converter’s operation, 
and presents the experimental results. 
2.1.2 The Proposed Converter 
2.1.2.1 The Topology 
Figure 1 depicts the proposed partial-resonant Push-Pull converter. The three capacitors, 
C1, C2, and C3, together with the magnetizing inductance L form a parallel resonant link. 
The converter is different than the conventional Push-Pull in the sense that the 
magnetizing inductance transfers the energy by charging from the source and discharging 
into the output. All switches conduct unidirectional current. However, the input switches 
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should block voltages of both polarities. This can be achieved by using a reverse-blocking 
switch or simply by putting a diode in series with each switch. Table I lists the naming 
conventions for variables and parameters of the converter.  
2.1.2.2 Operating Modes 
Each link cycle TLink is comprised of eight modes as shown in Figure 2 (a) and (b) for 
boost (Vin< Vo/N) and buck (Vin> Vo/N) operations, respectively. However, the principle 
of operation and the implementation of the converter are the identical for boost and buck 
schemes. The rest of this sub-section elaborates the eight modes, assuming that all 
components are ideal.  
Mode 1: The link is charged by the source through switch S1 as shown in Figure 2(a,b). 
The link current iL increases almost linearly in this mode. All other semiconductors are in 
 
 
 
Figure 1 - The proposed push-pull converter [26]. 
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their blocking state. Voltages vC1, vC2, and vL are 0, 2Vin, and Vin, respectively. Since 
winding resistances are ignored, vL is equal to vC3/N. Once one half of the input current 
reference Iin,ref is met, switch S1 is gated off. The other half of the input reference is to be 
met in mode 5. Due to the presence of a capacitor in parallel with the switch S1, the rate 
of rise of switch voltage at turn-off is limited. The capacitor is a loss-less snubber and 
effectively reduces the switching loss at turn-off. As it will be explained later in this 
section, this capacitor, although connected in parallel with the switch, does not cause a 
current inrush into the switch at turn-on. 
TABLE I.   NAMING CONVENTIONS [26] 
Symbol Description 
L Magnetizing and link inductance as seen on primary 
Ctot Link equivalent inductance 
Lfi. Cfi, Cfo Input and output filters 
vL, iL Link voltage and inductor current as seen on primary 
m Mode number, m=1,..,8 
Im,0 Link Current at beginning of mode m 
Vm,0 v’C3 at beginning of mode m 
Em,0 Energy stored in link at beginning of mode m 
Tm Duration of mode m 
ωres Link angular resonant frequency 
fLink,ωLink, TLink Link frequency, angular frequency, and period 
Edesired, Vpeak Link energy and peak voltage, in modes 4 & 8 
Ipeak Link peak current, in modes 2 & 6 
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Mode 2: None of the switches conduct in this mode. It will be proved later in Section 
2.1.3 that the link inductor together with the three capacitors form a second-order 
resonating LC tank. During resonance in mode 2, vC1 increases in the positive direction, 
while vC2 and vC3 go negative. The link voltage vL changes polarity in this mode and 
becomes negative, and the link current has its peak value, +Ipeak, as shown in Figure 2(a,b).  
This mode goes on until the reflected link voltage NvL matches the output voltage Vo in 
magnitude. At this point, the output switch S3 and diode D3 start conducting. The voltage 
 
 
 (a) (b) 
Figure 2 - Converter waveforms;  a) Boost mode where Vo/N > Vin; b) Buck mode where Vo/N < Vin 
[26]. 
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on the switch is zero, leading to a ZVS condition and eliminating turn-on losses on the 
switch.  
Mode 3: The link inductor is connected to the load through S3 and D3. The link current 
reduces almost linearly as its energy is transferred to the output filter capacitor. Link 
voltage vL in this mode is –Vo/N. S3 is gated off by the controller as soon as the total energy 
stored in the link reduces to a desired level Edesired. This ends mode 3. The reason why 
such a condition is chosen to end mode 3 and selection of a proper value for Edesired is 
elaborated later in this section. Because C3 and Cfo have the same voltage, voltage rise on 
S3 and D3 happens slowly and turn-off losses are effectively reduced.  
Mode 4: None of the switches carry current in this mode. With the leftover energy from 
mode 3, the LC link resonates. As shown in Figure 2(a,b), the link current crosses zero in 
this mode, causing the link voltage to have its negative peak –Vpeak. This mode continues 
until the voltage on S2 and C2 reaches zero. This is a perfect moment to switch on. This 
guarantees ZVS for S2 and eliminates turn-on loss on the switch. 
Mode 5: As in mode 1, power is transferred from the input to the link. The link, 
however, is charged with negative current and voltage since S2 conducts. Considering the 
fact that half the input current Iin,ref was met in mode 1, switch S2 is gated off as soon as 
the other half of the input current is met. Similar to mode 1, the rate of rise of voltage on 
S2 is limited by its parallel capacitor C2, and the loss associated with switch turn-off is 
reduced.  
Mode 6: This resonant mode is essentially similar to mode 2, except that link voltage 
and current polarities are reversed. Since neither the input nor the output is connected to 
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the link, the link resonates. As soon as the reflected link voltage NvL increases to Vo, the 
output switches S4 and diode D4 start conducting, creating ZVS on the switch.  
Mode 7: Similar to mode 3, the link is discharged into the output. However, link voltage 
and current polarities are reversed. S4 and D4 carry the link current in this mode. This 
mode continues until the link energy reduces to a desired level Edesired. Since the reflected 
link voltage matches the output filter capacitor voltage, soft-switching is achieved at turn 
off for S4.  
Mode 8: Similar to mode 4, none of the switches conduct in this mode. The link 
resonates and the link current changes polarity to become positive. At zero crossing of the 
link current, the link voltage peaks at +Vpeak. Once the reflected link voltage equals the 
input voltage, S1 and D1 start conducting. Similar to mode 4, turn-on happens under ZVS 
condition. After mode 8, the converter starts from mode 1 and repeats the cycle. 
The above description of modes indicates that all resonant modes are even-numbered, 
and all power transfer modes are odd-numbered. There is one resonant mode between 
every two power transfer modes. Resonant modes are meant to provide soft-switching 
conditions for all turn-on and turn-off transitions, and play no role in transferring power 
between terminals. Therefore it is important to select minimal values for link inductors 
and capacitors to minimize the resonant periods. Too small link values, however, increase 
the resonant frequency of the LC network and therefore necessitate a very high sampling 
rate on the digital controller, complicating the hardware implementation. The alternating 
“push-pull” nature of the switching sequence provides bipolar utilization of the magnetic 
core. As for all double-ended converters, this increases the power density of the magnetic 
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device and eliminates the need for any core resetting scheme. Since the amount of link 
energy at the end of modes 3 and 7 are forced by the controller to be equal, the unwanted 
dc offset of the magnetizing inductor (which is a major problem for the push-pull 
topology) is automatically eliminated.  
2.1.2.3 Selection of Edesired 
It was mentioned earlier in this section that the requirement to end modes 3 and 7 is to 
have the energy left in the link reduced to a desired level Edesired. This condition guarantees 
that the same amount of energy that was delivered to the link in mode 1 (or 5), is taken 
from the link in mode 3 (or 7). In other words, it assures that the link energy content at the 
beginning of mode 1 equals the link energy content at the end of mode 3, thereby indirectly 
balancing the input and output powers. Also, the parameter Edesired determines the link 
energy level during resonant modes 4 and 8. Since the link energy during these two modes 
remains essentially unchanged, and bearing in mind that at peak voltage the link current 
is zero, one can find the link peak voltage as a function of Edesired: 
 
𝐸𝑑𝑒𝑠𝑖𝑟𝑒𝑑 =
1
2
𝐶𝑡𝑜𝑡𝑉𝑝𝑒𝑎𝑘
2 . 
It is recommended to use the lowest possible value for Edesired because large values lead 
to a large peak voltage that may damage the converter. Also, they make modes 4 and 8 
too lengthy, thereby unnecessarily reduce the link frequency. Too small values, on the 
other hand, may make modes 4 and 8 too short to such an extent that the digital controller 
cannot detect the end of modes 4 and 8. Care must be taken on selection of Edesired when 
the converter operates in buck mode, i.e., when Vin> Vo/N. According to Figure 2(a), in 
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modes 4 and 8 the link voltage should travel from a smaller value (±Vo/N) to a larger value 
(±Vin). If there is not enough energy in the link, it can never reach ±Vin, and ZVS will not 
be achieved at the turn-on of the corresponding input switch. 
To summarize, the energy condition in modes 3 and 7 brings the following advantages: 
 Indirectly provides input-output power balance, hence eliminating the need for 
output power measurement and converter loss calculation; 
 Controls link peak voltage; 
 Provides ZVS at the beginning of mode 1 and 5 in buck mode (when Vin> Vo/N). 
2.1.3 Analysis and Design 
2.1.3.1 Derivation of Converter Equations 
This section aims to establish an analytical approach to the converter’s operation. 
Especially, the relations between link parameters, transformer turns ratio, link frequency, 
and link peak voltage and current are derived. Results of this section can be used to select 
values for inductance, capacitance, and turns ratio. The following assumptions are made 
during this analysis: 
 In charge and discharge modes (odd-numbered modes) the transformer winding 
resistances are factored into the equations. However, since the link capacitor 
voltages are almost constant in this mode as shown in Figure 2, all link capacitor 
currents are almost zero and thereby ignored. This removes three capacitors from 
the circuit model and reduces the circuit order from 4 to 1 at the expense of 
causing a highly negligible error. 
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 Winding resistors are entirely ignored in resonant modes. This is because during 
resonant periods, the impedance of link capacitors is larger than the resistances 
by at least two orders of magnitude. This reduces the circuit order from 4 to 2. 
 The voltage ripples on the input and output filter capacitors are ignored. 
 Voltage drops on semiconductors are ignored. 
 Variable t in the equations is the time elapsed since the start of the ongoing mode. 
According to Figure 2, and benefiting from the fact the link voltage and current have 
half-wave symmetry, one can write: 
 
𝑇𝐿𝑖𝑛𝑘 =
2𝜋
𝜔𝐿𝑖𝑛𝑘
= 2 × (𝑇1 + 𝑇2 + 𝑇3 + 𝑇4) 
Since modes 5 to 8 are essentially identical to modes 1 to 4 except for a polarity 
inversion, it is sufficient to analyze only the first four modes. Because S1 conducts in mode 
1, with reference to Figure 1, the link voltage and current in this mode are readily derived 
as follows: 





 
𝑣𝐿(𝑡) = 𝑉𝑖𝑛 − 𝑅𝑖𝑛𝑖𝐿 
𝑖𝐿(𝑡) =
𝑉𝑖𝑛
𝑅𝑖𝑛
+ (𝐼1,0 −
𝑉𝑖𝑛
𝑅𝑖𝑛
) . 𝑒−
𝑅𝑖𝑛
𝐿 𝑡 
Since no switches conduct during resonant modes 2 and 4, the equivalent circuit for 
resonant modes reduces to that of Figure 3. Taking the link current iL and the link voltage 
vL as state variables, the following equations are derived from the equivalent circuit: 
 𝑖𝐿 + 𝐶𝑡𝑜𝑡𝐿
𝑑2𝑖𝐿
𝑑𝑡2
= 0 
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𝑣𝐿(𝑡) = 𝐿
𝑑𝑖𝐿
𝑑𝑡
, 
where 
 𝐶𝑡𝑜𝑡 = (𝐶1 + 𝐶2 + 𝑁
2𝐶3). 
Ctot is the effective link capacitor measured from one of the primary windings. Equations 
(77) and (78) together with mode initial conditions Im,0 and Vm,0 completely describe the 
link during resonant modes. According to (77) and (78), one can verify that the equivalent 
circuit of the converter during the resonant modes is reduced to a simple second-order LC 
circuit and that no current passes through the input source in resonant modes. The source 
voltage is not present in resonant equations. The link resonant frequency is defines as: 
 
𝜔𝑟𝑒𝑠 =
1
√𝐿𝐶𝑡𝑜𝑡
. 
 
Figure 3 - Converter equivalent circuit during resonant modes [26]. 
 
Vin
C2C1
L
++
C3'
+
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It bears mentioning that ωLink is the frequency of the link current, and equals the 
switching frequency, and it is different than ωres. From (77) and (78), the solution to link 
variables during resonant modes is:  
 





  
𝑖𝐿(𝑡) = 𝐼𝑚,0 cos(𝜔𝑟𝑒𝑠𝑡) + 𝑉𝑚,0√
𝐶𝑡𝑜𝑡
𝐿
sin(𝜔𝑟𝑒𝑠𝑡) 
𝑣𝐿(𝑡) = −𝐿𝜔𝑟𝑒𝑠𝐼𝑚,0 sin(𝜔𝑟𝑒𝑠𝑡) + 𝑉𝑚,0 cos(𝜔𝑟𝑒𝑠𝑡) . 
 
Similar to mode 1, in modes 3 the link equations are: 
 





 
𝑣𝐿(𝑡) = −
𝑉𝑜
𝑁
−
𝑅𝑜
𝑁2
𝑖𝐿 
𝑖𝐿(𝑡) =
−𝑉𝑜𝑁
𝑅𝑜
+ (𝐼3,0 +
𝑉𝑜𝑁
𝑅𝑜
) . 𝑒
−
𝑅𝑜
𝑁2𝐿
𝑡
. 
 
A set of five simultaneous equations (49-53) is to be solved. Unknowns are I1,0, T1, T2, 
T3, T4. Variables I2,0 and I4,0 are functions of the unknowns and can be found from (44) 
and  48, respectively.  
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












  
𝐼𝑖𝑛.𝑟𝑒𝑓
2
=
𝑉𝑖𝑛
𝑅𝑖𝑛
𝑇1 +
𝐿
𝑅𝑖𝑛
(𝐼1,0 −
𝑉𝑖𝑛
𝑅𝑖𝑛
) . (1 − 𝑒−
𝑅𝑖𝑛
𝐿 𝑡) 
−𝑉𝑜
𝑁
= −𝐿𝜔𝑟𝑒𝑠𝐼2,0 sin(𝜔𝑟𝑒𝑠𝑇2) + 𝑉𝑖𝑛 cos(𝜔𝑟𝑒𝑠𝑇2) 
1
2
× (𝐿𝐼4,0
2 + 𝐶𝑡𝑜𝑡
𝑉𝑜
2
𝑁2
) = 𝐸𝑑𝑒𝑠𝑖𝑟𝑒𝑑 
−𝑉𝑖𝑛 = −𝐿𝜔𝑟𝑒𝑠𝐼4,0 sin(𝜔𝑟𝑒𝑠𝑇4) −
𝑉𝑜
𝑁
cos⁡(𝜔𝑟𝑒𝑠𝑇4) 
−𝐼1,0 = 𝐼4,0 cos(𝜔𝑟𝑒𝑠𝑇4) −
𝑉𝑜
𝑁
sin⁡(𝜔𝑟𝑒𝑠𝑇2) 
Equations (49-53) are in order: current reference requirement at mode 1, voltage 
requirement at the end of mode 2, link energy requirement at the end of mode 3, voltage 
requirement at the end of mode 4, and current symmetry at start of mode 1 and end of 
mode 5. 
Once a solution is obtained, the link peak current can be derived from (54). 
 1
2
𝐿𝑖𝑝𝑒𝑎𝑘
2 =
1
2
× (𝐶𝑡𝑜𝑡𝑉𝑖𝑛
2 + 𝐿𝐼2,0
2 ) 
2.1.3.2 Selection of Component Values 
Using the set of equations developed above, a boost converter with Vin=100 V, Vo=200 
V, nominal power of 350 W, and minimum switching frequency of fLink,min=24 kHz is 
designed in this section. The transformer turn ratio is selected to be N=1 to demonstrate 
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the boost and buck capabilities of the converter. Figure 5 is a plot of link frequency fLink 
as a function of link inductance L, link equivalent capacitance Ctot, and output power. The 
link frequency fLink is the key variable of the converter mainly because it determines the 
sampling time of the digital controller, controls transformer core loss, and affects the 
design of terminal filters. Although the rated converter power is 350 W, Figure 5 presents 
the calculated variables for output powers of up to 445 W. An inspection of any of the 
three plots in Figure 5 reveals that the fLink decreases as the output power increases. 
This is expected because at fixed terminal voltages, as the output power rises the link 
inductor requires more time to charge and discharge. At power levels close to zero, the 
duration of the power transfer modes, i.e., odd-numbered modes approaches zero and the 
fLink will almost be equal to the link resonant frequency fres. Also, the three plots in Figure 
  (a) (b) (c) 
Figure 4 - Calculated peak current at Vin=100 V and Vo=200V for various values of link inductance, link 
equivalent capacitance and output power;  a) Ctot = 90 μF; b) Ctot = 130 μF; c) Ctot = 170 μF [26]. 
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5 indicate that the fLink decreases as the link equivalent capacitor and link inductance 
increase. This is due the fact that the duration of resonant modes (even-numbered modes) 
depends directly on fres, which is decided by the link parameters as in 37. 
Figure 4 is a plot of link peak current Ipeak as a function of link inductance L, link 
equivalent capacitance Ctot, and output power. Link peak current is important particularly 
due to the fact that it determines the maximum flux in the transformer core. According to 
Figure 4, Ipeak increases as the output power rises. Also, smaller link capacitors result in 
smaller values for Ipeak as suggested by (54). However, since the energy stored in the 
capacitors is much smaller than that of the inductor, the effect of Ctot on Ipeak is not 
significant. Examination of any of the three plots in Figure 4 also reveals that Ipeak is 
smaller when the link inductance is bigger.  
The above discussion suggests that smaller values for link parameters L and Ctot are 
more favorable as they lead to smaller Ipeak and higher fLink. Specifically, higher switching 
 
 
  (a) (b) (c) 
Figure 5 - Calculated link frequency at Vin=100 V and Vo=200V for various values of link inductance, 
link equivalent capacitance and output power;  a) Ctot = 90 μF; b) Ctot = 130 μF; c) Ctot = 170 μF [26]. 
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frequencies are welcome thanks to the soft-switching capability of the converter. 
Nonetheless too small values for L and Ctot necessitate a digital controller very high 
sampling frequency. Table II contains four design cases with almost the same link 
frequency that lead to different link peak currents. Case three results in the smallest link 
current and is considered superior to other designs.  
2.1.4 Experimental Results 
A hardware setup is fabricated to demonstrate the operation of the converter as shown 
in Figure 6. Transformer magnetizing inductance L and link equivalent capacitance Ctot 
are selected to be 101 μH and 120 nF, respectively. Turns ratio for the transformer is 1:1:1 
to demonstrate the boost and buck capabilities of the converter. A larger than necessary 
core is intentionally used to construct the link so that a relatively large leakage inductance 
of 3.27 μH is achieved. This is done to show that the leakage inductance does not interfere 
with the operation of modes or the soft-switching of semiconductors. The rated power for 
this setup is 350 W. The TMS320F28335 Digital Controller by TI is used to implement 
the digital controller. A sampling time of 1μs on the digital controller result in about 40 
TABLE II.   FOUR DESIGN CASES AND THEIR PEAK LINK CURRENT [26] 
Case L (μH) Ctot (nF) fLink (kHz) Ipeak (A) 
1 101 120 24.2 13.9 
2 80 200 24.04 16.8 
3 120 65 23.5 12.5 
4 110 90 24.3 13.3 
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samples per link cycle, which is enough for practical implementation. The rest of this 
section presents the experimental results for boost and buck modes.  
In the first experiment, the converter is operated in boost mode at an output power of 
350 W with input and output voltages of 100 V and 200 V, respectively.   
 Figure 7 shows the link current, voltage, and their peak values. The measured link 
frequency is 23 kHz. From (49-53), the predicted values for Vpeak=230 V are Ipeak=13.9 A 
and flink=24.2 kHz, which closely match the experimental measurements. Voltage and 
current waveforms for the input switch S1 and output switch S3 are depicted in Figure 7. 
A 50 MHz Tektronix current probe is used to measure the switch currents. For both 
switches, the voltage is reduced to zero before the switches starts conducting, creating a 
ZVS condition and thereby eliminating the turn-on loss. At turn-off for both switches, the 
link capacitors limit the rate of rise of voltage on the switch, and keep the voltage close to 
 
Figure 6 - The experimental setup [26] 
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zero. This effectively reduces the turn-off switching loss. The measured efficiency of the 
converter is 92.0%. The efficiency in this experimental setup is relatively low due to the 
fact that we have used 1200 V 45 A IGBTs that are significantly oversized for this voltage 
and current range. Specifically, the switch and diode conduction losses are needlessly 
 
 
 
Figure 7 - Boost operation at 350 W (Vin<Vo/N); top: link waveforms; middle: input switch waveforms; 
bottom: output switch waveform [26] 
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high. Future implementations of the converter should employ lower rating switches and 
diodes.  
In the second experiment, the converter operates in buck mode at an output power of 
75 W, with input and output voltages of 100 V and 48 V, respectively. Link waveforms 
 
 
 
 
 
 
 
 
Figure 8 - Buck operation at 75 W (Vin>Vo/N); top: link waveforms; middle: input switch waveforms; 
bottom: output switch waveform [26]. 
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are presented in Figure 8. Link peak values are labeled on the figure. The measured link 
frequency is 26.7 kHz. Predicted values from equations for Vpeak= 145 V are Ipeak=6.85 A 
and flink=28.5 kHz, which are in good agreement with the experiment. Figure 8 depicts the 
input and output switch waveforms as well. Similar to the previous experimental test, the 
soft-switching conditions are achieved for both switches at turn-on and turn-off.  
2.2 High Step-Up Flyback Converter2 
2.2.1 Introduction 
With the rapid increase in integration of renewable energy sources into the power grid, 
the need for electronic power converters is rising significantly. The dc output voltage of a 
solar panel is often collected and boosted by an electronic power converter. Fuel cells, 
batteries, and supercapacitors are other sources and storage elements that require a dc 
boost [12]-[15]. In grid-connected and stand-alone systems, a high boost factor is required 
when the output voltage of the source is relatively low, e.g., 50V. Uninterruptable Power 
Supplies (UPS) are another example of a system that requires a high boost factor. 
Regulated by local or national standards, the harvested power is to be galvanically isolated 
prior to grid injection. While this is mostly required for safety purposes, it brings along 
the advantage of mitigation of ground currents as well. 
                                                 
 
2 © 2017 IEEE. Reprinted, with permission, from M. Moosavi and H. A. Toliyat, "A low-cost soft-switching high 
step-up flyback converter with stacked output cells," 2017 IEEE Applied Power Electronics Conference and Exposition 
(APEC), Tampa, FL, 2017, pp. 1700-1705. 
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Because the output voltage of a high step-up converter is several times the input voltage, 
the input current is relatively high. When hard switching of the input semiconductor is 
involved, the leakage inductance of the transformer becomes a significant problem and 
often necessitates snubber circuitry that takes a toll on the conversion efficiency. The use 
of a transformer with a high turn ratio may escalate this problem further; however, this is 
not the case for soft-switching converters. Many high step-up topologies proposed in the 
literature use auxiliary circuitry to rob the semiconductors of the current and/or voltage 
during switching transitions, and therefore eliminate or significantly reduce the switching 
losses [16]-[23]. For instance, in [20] the isolated high step-up converter has a clamp 
circuit on the input side consisting of two auxiliary switches and two snubbing capacitors. 
The isolated converter of [21] uses two switches and two diodes on the input side to 
achieve soft-switching and recycle the leakage energy. On the output side, this converter 
boosts the voltage through two capacitors and two voltage-doubler diodes. An additional 
diode is also needed on the output side to prevent the discharge of output filter capacitor 
on the transformer. However, the reverse recovery of the diodes is not addressed clearly 
in that section. The isolated converter of [22] utilizes a voltage quadrupler to achieve a 
high voltage boost. Although this resonant converter provides soft-switching, it utilizes 
six active switches and four diodes. Moreover, the value of leakage inductance of this 
converter is a parameter that needs to be considered during the design of the transformer. 
A multiple output flyback converter with Zero Current Switching (ZCS) on the input 
switch and reduced reverse recovery loss on the output diodes is presented in [23]. The 
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converter requires an additional winding and switch to facilitate the extended quasi-
resonant period, a method used to reduce switching loss and switch stress. 
A Zero Voltage Switching (ZVS) converter with a parallel LC link is proposed in [24]. 
Although this converter is ac-ac, similar link waveforms can be used in dc-dc conversion 
as well. A class of universal (ac-ac and dc-dc) isolated converters with an ac link was 
invented in [9]. These soft-switching converters achieve ZVS and effectively suppress the 
diode turn-off transients. In [10],[26], and [11] several dc-dc converters with a partial 
resonant LC link are proposed. Although the converters can amplify the input voltage, 
they cannot be considered high step-up converters since the lengthy resonant modes will 
degrade their performance in terms of efficiency, switching frequency, and voltage stress 
on the input switch.  
The high step-up partial-resonant isolated dc-dc converter proposed in this section has 
a parallel LC link, and uses only one low-side switch and no auxiliary switches or windings 
[27]. This makes the control and implementation of the converter straight-forward and 
reduces the overall cost of the converter. A high boost factor is achieved by charging and 
discharging the magnetizing inductance of a transformer. Also, due to the fact that the 
output cells of the converter are connected in series, the output voltage can be increased 
furthermore without imposing voltage stress on the input or output semiconductors. The 
input switch is turned on and off at ZVS, and the output diodes are turned off without 
reverse recovery losses. The input and output leakage inductances of the windings do not 
create voltage spikes on the switch because of the capacitors that are connected in parallel 
to the windings. The leakage inductances do not play a role in power conversion, and their 
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values do not affect the operation or voltage gain of the converter. Unlike a conventional 
multiple-winding flyback converter power, sharing among the output cells is provided 
inherently, even when the leakage inductances of the output windings are considerably 
different. This makes the converter robust to transformer non-idealities and reduces the 
transformer fabrication costs. The rest of this section explains the topology and its 
operation, provides an analytical approach to converter’s operation, and presents the 
experimental results. 
2.2.2 The Proposed Converter 
2.2.2.1 The Topology 
Figure 9 depicts the proposed partial-resonant dc-dc converter with K output cells (K≥1). 
The transformer has a total of K+1 windings and a turn ratio of 1:N. The capacitors C0 to 
CK together with the magnetizing inductance L form a parallel resonant link, hereinafter 
referred to as the link. The link capacitors as referred to the primary side and added 
together, are named Ctot. Also, the voltage and current through the inductor are hereafter 
referred to as the link voltage (vL) and link current (iL), respectively. The input switch S0 
conducts unidirectional current. However, it should be able to block voltages of both 
polarities. This can be achieved by using a reverse-blocking switch or simply by putting a 
 27 
 
diode in series with the switches. Each output module is connected to an output filter 
denoted by Cfk, 1 ≤ k ≤ K.  
2.2.2.2 The Modes of Operation 
A link cycle TLink is comprised of four modes as shown in Figure 10. They cycle begins 
by delivering power to the link inductor in Mode 1, then the link resonates in Mode 2, and 
in Mode 3 the power is delivered to the output. Mode 4 is a resonant mode similar to Mode 
2. Since the total output voltage is Vo, the output voltage of each cell is Vo/K. 
 
 
 
Figure 9 - The proposed converter [27]. 
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Mode 1: The link inductor L is charged by the source through S0 as shown in Figure 10. 
The link current iL increases almost linearly in this mode. All diodes are reverse biased in 
this mode. Once the input current reference Iin,ref is met, S0 is gated off. Due to the fact 
that prior to switch turn-off the capacitors Cf0 and C0 have the same voltage, the rate of 
voltage rise on S0 at turn-off is limited. This allows the switch current to decrease while 
the switch voltage is still zero, and significantly decreases the switching loss. 
Mode 2: All diodes are still in their blocking state and the switch is off. With the energy 
that was delivered to the link in Mode 1, the link resonates. During resonance in Mode 2, 
the link voltage vL changes polarity and becomes negative. At the zero-crossing of the link 
voltage, the link current has its positive peak value, Ipeak+, as shown in Figure 10. This 
mode continues until the reflected link voltage NvL reaches the cell output voltage Vo/K in 
magnitude. At this point, the output diodes D1 through DK become forward biased softly 
and start conducting.  
Mode 3: The link inductor is connected to the load via diodes D1 through DK, each 
carrying the current iL/NK. The link current reduces almost linearly while its energy is 
being transferred to the output filters. This mode continues until the link inductor 
completely discharges to the output filters and both the diode currents and iL naturally 
reduce to zero. On each output cell, because Ck and Cfo,k have the same voltage, the 
blocking voltage on Dk rises slowly. The natural decay of the diode current to zero and the 
slow voltage rise almost entirely eliminate the reverse recovery transients and losses, and 
increase the conversion efficiency.  
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Mode 4: All diodes are in their blocking state and the switch is off. Since the link voltage 
at the end of Mode 3 is a non-zero value, there is still energy stored in the link so it can 
resonate. As shown in Figure 10, vL crosses zero in this mode and becomes positive, 
causing iL to have its negative peak Ipeak−. The negative peak value is much smaller than 
the positive, because the total energy stored in the link in Mode 4 is smaller than that of 
Mode 2. This mode continues until the link voltage reaches the input voltage Vin. At this 
moment, the voltage on the switch S0 is zero, and it can turn on at ZVS. This elimintes the 
 
 
Figure 10 - Converter waveforms and main current paths in each mode [27]. 
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switching loss almost entirely. To elaborate further, prior to the moment when the switch 
starts conducting, it is reverse biased and cannot conduct even if it is gated on. Therefore 
the controller can send an early gate signal to the swith without having an unwanted early 
conduction. This makes the implementation of the contoller very simple by removing the 
need for synchronizing the switch gate signal with link voltage. 
According to the above paragraphs, the resonant modes are even-numbered, and the 
energy transfer modes are odd-numbered. There is a resonant mode between every two 
energy transfer modes. However, a conventional flyback converter does not have such 
resonant modes and directly switches from a charge mode into a discharge mode and/or 
vice versa. The resonant modes provide ZVS conditions for all turn-on and turn-off 
transitions, and do not take part in transferring energy between terminals. Therefore, it is 
recommended to minimize the duration of such modes by selecting small link components. 
This will be explained in more details in section 2.1.3. 
2.2.2.3 Inherent Power Balancing Among Cells 
Usually when a converter is constructed of several cells or modules that are connected 
in series or parallel, balancing the power processed by them becomes an issue due to 
second order factors such as gate signal propagation delays, component manufacturing 
discrepancies, or stray inductances and capacitances [26][28][29]. For example, in a 
conventional flyback converter with more than two output windings, it is very likely that 
the leakage inductances of the output windings are unequal. Since the output diode of a 
cell is connected in series to its winding leakage inductance, the amount of current that 
flows through the diode to the output is directly affected by the leakage inductance. This 
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stray effect disturbs the load regulation of a multiple-output flyback converter by the cells 
with a smaller leakage to process more power that other cells [29]. To elaborate further, 
in a conventional flyback converter the output diodes have to conduct immediately after 
the input switch is turned off so that the continuity of the magnetizing current is 
maintained. This rapid rise in the diode current is opposed by the winding inductance. 
However, this is not the case for the proposed multiple-winding converter due to the 
presence of the link capacitors between the diodes and the leakage inductances. In this 
converter, the diodes do not conduct immediately after the input switch is turned off. 
Instead, there is a resonant period, i.e., Mode 2, placed between the charge and discharge 
modes in which the leakage inductances can be pre-charged by the magnetizing current as 
shown in Figure 11. In Mode 2, the leakage current in the cells are almost equal because 
they are based on the link capacitors and not on the leakage inductances. This is because 
the impedances of the link capacitors are much greater than the impedances of the leakage 
inductances.  
 
 
 (a) Mode 2 (b) Mode 3 
Figure 11 - Simplified circuit diagram of an output cell in Modes 2 and 3 [27]. 
 
Ck
Llk Dk
Ck
Llk
Cfk
Dk
Cfk
 32 
 
2.2.3 Analysis and Design 
2.2.3.1 Derivation of Converter Equations 
This section aims to establish an analytical approach to the converter’s operation. 
Especially, the relations between link inductance, link capacitance, transformer turn ratio, 
link frequency, and link peak current are derived. Results of this section can be used design 
the converter. The following assumptions are made during this analysis: 
 In power transfer modes (odd-numbered modes), the winding resistances are 
included in the equations. However, because the link capacitor voltages change 
only slightly in these modes as shown in Figure 10, the capacitor currents are 
negligible and will be ignored. 
 In resonant modes (even-numbered modes), winding resistances are not factored 
in. The reason for this is that during resonant periods, the impedance of link 
capacitors is higher than the winding resistances by a factor of 100 or more. 
 It is assumed that the filter capacitors are ripple-free. 
 Voltage drops on the switch and diodes are neglected. 
 Variable t is the time passed since the start of the mode under study. Also, Im,0 
and Vm,0 denote the link initial conditions at the start of Mode m. 
According to Figure 10, a link cycle is: 
 
𝑇𝐿𝑖𝑛𝑘 =
2𝜋
𝜔𝐿𝑖𝑛𝑘
= 𝑇1 + 𝑇2 + 𝑇3 + 𝑇4. 
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In Mode 1 the link inductor is charged by the source. Since the link capacitors are 
ignored, the link equivalent circuit in this mode reduces to an RL circuit. Letting Rin denote 
the input winding resistance, the solution to this circuit is: 





 
𝑣𝐿(𝑡) = 𝑉𝑖𝑛 − 𝑅𝑖𝑛𝑖𝐿 
𝑖𝐿(𝑡) =
𝑉𝑖𝑛
𝑅𝑖𝑛
+ (𝐼1,0 −
𝑉𝑖𝑛
𝑅𝑖𝑛
) . 𝑒−
𝑅𝑖𝑛
𝐿 𝑡 
In resonant Modes 2 and 4, none of the semiconductor devices carry current as shown 
in Figure 10. Since the winding resistances are ignored in these modes, all link capacitors 
are connected in parallel to the link inductor. This reduces the link to a second order LC 
circuit that resonates, therefore the link equations are: 
 
𝑖𝐿 + 𝐶𝑡𝑜𝑡𝐿
𝑑2𝑖𝐿
𝑑𝑡2
= 0, 
𝑣𝐿(𝑡) = 𝐿
𝑑𝑖𝐿
𝑑𝑡
, 
where 
 
𝐶𝑡𝑜𝑡 = 𝐶0 + 𝑁
2 ∑ 𝐶𝑘
𝐾
𝑘=1
. 
Ctot is the total link capacitor as measured at the input winding. The link resonance 
frequency is readily defines as: 
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𝜔𝑟𝑒𝑠 =
1
√𝐿𝐶𝑡𝑜𝑡
⁡. 
It should be noted that ωLink = 2πfLink is the frequency of the link current, and equals the 
switching frequency. Moreover, ωLink it is different than ωres. From () and (), the 
solution to link circuit during resonant modes is:  





  
𝑖𝐿(𝑡) = 𝐼𝑚,0 cos(𝜔𝑟𝑒𝑠𝑡) + 𝑉𝑚,0√
𝐶𝑡𝑜𝑡
𝐿
sin(𝜔𝑟𝑒𝑠𝑡) 
𝑣𝐿(𝑡) = −𝐿𝜔𝑟𝑒𝑠𝐼𝑚,0 sin(𝜔𝑟𝑒𝑠𝑡) + 𝑉𝑚,0 cos(𝜔𝑟𝑒𝑠𝑡) . 
Similar to Mode 1, the link in Modes 3 reduces to an RL circuit because the link 
capacitors are ignored. The link equations are: 





 
𝑣𝐿(𝑡) = −
𝑉𝑜
𝑁
−
𝑅𝑜
𝑁2
𝑖𝐿 
𝑖𝐿(𝑡) = −
𝑉𝑜𝑁
𝑅𝑜
+ (𝐼3,0 +
𝑉𝑜𝑁
𝑅𝑜
) . 𝑒
−
𝑅𝑜
𝑁2𝐿
𝑡
. 
Equations (, , -) describe all four modes of a link cycle. In order to find the 
duration of each mode it is required to use these equations along with the definition of the 
modes that was presented in an earlier is section. This leads to a set of five equations given 
by (12-16). Unknowns are I1,0, T1, T2, T3, T4.  
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












  
𝐼𝑖𝑛.𝑟𝑒𝑓
𝑓𝐿𝑖𝑛𝑘
=
𝑉𝑖𝑛
𝑅𝑖𝑛
𝑇1 +
𝐿
𝑅𝑖𝑛
(𝐼1,0 −
𝑉𝑖𝑛
𝑅𝑖𝑛
) (1 − 𝑒−
𝑅𝑖𝑛
𝐿 𝑇1) 
−𝑉𝑜
𝑁
= −𝐿𝜔𝑟𝑒𝑠𝐼2,0 sin(𝜔𝑟𝑒𝑠𝑇2) + 𝑉𝑖𝑛 cos(𝜔𝑟𝑒𝑠𝑇2) 
0 =
𝑉𝑜
𝑅𝑜
𝑁𝐾 + (𝐼3,0 +
𝑉𝑜
𝑅𝑜
𝑁𝐾) 𝑒
−
𝑅𝑜
𝐿𝑁2𝐾
𝑇3 
−𝑉𝑖𝑛 = −𝐿𝜔𝑟𝑒𝑠𝐼4,0 sin(𝜔𝑟𝑒𝑠𝑇4) −
𝑉𝑜
𝑁
cos⁡(𝜔𝑟𝑒𝑠𝑇4) 
−𝐼1,0 = 𝐼4,0 cos(𝜔𝑟𝑒𝑠𝑇4) −
𝑉𝑜
𝑁
sin⁡(𝜔𝑟𝑒𝑠𝑇2) 
Equation () is the current reference requirement at the end of Mode 1. Equations 
(,) are the link voltage requirements at the end of Modes 2 and 4, respectively. 
 
 
Figure 12 - Link frequency for various converter parameters at 250 W [27]. 
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Equation () denotes that the link current should be zero at the end of Mode 3. Finally, 
() is the current symmetry requirement at the end of Mode 4, i.e.; I5,0 = −I1,0.  
Once a solution is obtained, the link and switch peak current can also be derived from 
(). 
 1
2
𝐿𝑖𝑝𝑒𝑎𝑘+
2 =
1
2
× (𝐶𝑡𝑜𝑡𝑉𝑖𝑛
2 + 𝐿𝐼2,0
2 ) 
2.2.3.2 Selection of Component Values 
Using the set of equations developed above, a high step-up boost converter with Vin = 
60 V, Vo = 600 V, and nominal power of 250 W is designed in this section. 
Figure 12 is a plot of link frequency fLink as a function of link inductance L, link 
equivalent capacitance Ctot, and transformer turn ratio N at 250 W. The link frequency fLink 
 
 
Figure 13 - Link peak current for various converter parameters at 250 W [27]. 
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is the key variable of the converter, primarily because it determines the sampling time of 
the digital controller, controls transformer core loss, and affects the design of terminal 
filters. The figure indicates that fLink decreases as the link equivalent capacitor and link 
inductance increase. This is due the fact that the duration of resonant modes (even-
numbered modes) depends directly on the link natural frequency ωres, which is decided by 
the link parameters.  
Figure 13 is a plot of the link’s positive peak current Ipeak+ as a function of L, Ctot, and 
N. The link peak current is important because it determines the maximum flux in the 
transformer core. According to the figure, smaller link capacitors result in smaller values 
for Ipeak+. However, since the energy stored in the capacitors is much smaller than the 
inductor, the effect of Ctot on Ipeak+ is not as significant as that of L. Examination of any of 
the three plots in Figure 13 also reveals that Ipeak is smaller when the link inductance is 
higher.  
The above discussion suggests that smaller values for link parameters L and Ctot are 
more favorable as they lead to a higher fLink. Specifically, higher switching frequencies are 
encouraged due to the soft-switching capability of the converter. Nonetheless, excessively 
small values for L and Ctot necessitate a digital controller with a very high sampling 
frequency. 
2.2.4 Experimental Results 
A hardware setup is constructed to demonstrate the operation of the converter as shown 
in Figure 15. The TMS320F28335 Digital Signal Controller by TI is used to implement 
the digital controller. Transformer magnetizing inductance, L, and the link total 
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capacitance, Ctot, are selected to be 110 μH and 120 nF, respectively. Turn ratio of the 
seven-winding transformer is chosen to be N=1 to demonstrate the boost capability of an 
individual cell. All experiments of this section are performed at an output power of 250 
W with Vin = 60 V and Vo = 600 V. Among of the six output windings, the largest and 
smallest total leakage inductances as measured from the primary side are 5 and 2.82 μH, 
 
Figure 15 - The high step-up converter [27]. 
 
Figure 14 - Converter start-up; Top: (200V/div) output voltage; Bottom: (2 A/div) filtered input current 
(2ms/div) [27]. 
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respectively. Although the leakage inductances are relatively large and unequal, they do 
not interfere with the soft-switching of the semiconductors. The output voltage of the cells 
are between 98 and 103 V. The link voltage and current are depicted in Figure 16.  
Measured values for fLink and Ipeak+ are 15.9 kHz and 18.1 A, respectively. Values derived 
from (12-16) for the same operating point are 16 kHz and 17.39 A. Measured efficiency 
is recoded as 93%.  
Figure 14 shows the output voltage and input current of the converter at start-up under 
open-loop control (fixed input current reference). The input switch current and voltage are 
depicted in Figure 17. Prior to the conduction, the voltage on the switch S0 decays to zero 
to provide a ZVS condition. Similarly, the rate of rise of voltage on S0 is limited by the 
link capacitors, thereby reducing the turn-off losses significantly. The current and voltage 
on one of the output diodes is reported in Figure 18. Slightly before the diodes starts 
conducting, the diode voltages drop to zero (Mode 2). This facilitates soft turn-on of the 
diodes. During their conduction, the diodes discharge the link current slowly to zero to 
 
Figure 16 - Link waveforms at 250 W; Top: (8.25 A/div) link current; bottom: (100 V/div) link voltage 
(20 μs/div) [27]. 
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suppress the reverse-recovery losses. After their turn-off, the voltage on the diodes starts 
increasing slowly. 
2.3 Conclusion 
 This chapter proposed two isolated soft-switching DC-DC converter. Initially, a partial 
resonant push-pull buck-boost converter with galvanic isolation is proposed. Soft-
switching is achieved at all operating points. The converter benefits from ZVS for all 
 
Figure 17 - Input switch waveforms; Top: (100 V/div) switch voltage; Bottom: (10 A/div) switch 
current (5μs/div) [27]. 
 
 
Figure 18 - Output diode waveforms; Top: (50 V/div) diode voltage;  Bottom: (2 A/div) diode current 
(5μs/div) [27]. 
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semiconductor devices at turn-on. Also, soft-switching is achieved at turn-off by limiting 
the rate of rise of voltage for all switches. The converter is comprised of an inductive-
capacitive ac link, which eliminates the need for any bulky electrolytic capacitor.  The 
double-ended converter utilizes the magnetizing inductance of the transformer as a 
resonant inductor. Voltages and magnetizing current into the transformer are free of any 
dc component, allowing the topology to utilize the magnetic core in both positive and 
negative half cycles. Equations governing the operation of the converter were derived. 
From the equations, the important variables of the converter, i.e., the link frequency and 
peak current, are obtained.  Using an analytical approach, proper values for link inductance 
and capacitance were selected, leading to a desired switching frequency. Empirical results 
were in good agreement with the analyses. It was shown experimentally that soft-
switching is maintained even when the leakage inductance of the transformer is large. 
The second topology proposed in this chapter is an isolated high step-up converter. The 
high output voltage is made by using a cascaded structure of output cells. Advantages of 
the proposed converter include soft recovery of the diodes, soft-switching of the input 
switch at turn-on and turn-off transitions, inherent power balancing among the cells, and 
robustness to transformer non-ideality. Also, the converter does not required any auxiliary 
circuitry to achieve soft-switching. The design and operation of the converter was studied 
analytically to provide a basis for parameter selection. 
 
 
  
42 
3 DC-AC TOPOLOGIES 
3.1 Double-Ended Inverter3 
3.1.1 Introduction 
The current market trend and the new global and national energy roadmaps significantly 
foresee the integration of renewable sources of energy in small and large power systems. 
The world total Photovoltaic (PV) capacity was estimated to be 134 GWp in 2013 [31]. 
As the production costs are decreasing, solar panels are being vastly integrated in power 
systems through power electronic inverters. Regardless of series or parallel connection of 
the solar panels, their dc voltage often needs to be amplified to meet the ac-side voltage 
levels. In multi-stage PV inverters, a boost type dc-dc stage provides this amplification, 
and an inverter stage carries out the dc-ac conversion. In single-stage inverters, the 
amplification and conversion take place in a single step, potentially allowing for a smaller 
inverter footprint and a higher efficiency [32][33]. Some single-stage configurations, on 
the other hand, eliminate the need for voltage amplification by serially connecting several 
PV panels to achieve a large enough dc voltage [34]. Although such configurations require 
a small number of switches, they are prone to power degradation in case of partial shading 
[35]. Depending on the grounding and isolation requirements, PV inverters may need to 
be galvanically isolated. Inverters with a built-in high-frequency transformer are 
3 © ____ IEEE. Reprinted, with permission, from M. Moosavi and H. A. Toliyat, “A Scalable Soft-Switching 
Photovoltaic Inverter with Cascaded H-Bridge Cells and Galvanic Isolation,” in IEEE Trans. on Power Electronics, 
Submitted Mar 2017, Provisionally Accepted.  
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considered advantageous over conventional line-frequency isolation methods on grounds 
of cost, size, and volume. 
Since efficiency is a major concern in the design of PV inverters, soft-switching 
techniques based on resonance or partial resonance of an LC network have received a great 
amount of attention in the past decades [35][37]. Such techniques often reduce or virtually 
eliminate the switching losses by creating a ripple in the waveforms to obtain a Zero-
Voltage Switching (ZVS) or Zero-Current Switching (ZCS) at the switching instance [38]. 
The implementation of the LC network may require additional circuitry that increases 
control complexities. For example, the flyback inverters of [39][40][41] use an active 
clamp consisting of a capacitor and an additional switch to achieve soft-switching, and the 
multilevel inverter of [42] requires a coupled inductor and four auxiliary switches. 
Auxiliary Resonant Commutated Pole (ARCP) is another method of creating soft-
switching conditions that adds to the complexity of control and modulation [43]. There 
have also been partial resonant inverters and converters that do not need auxiliary 
components such as the parallel partial resonant converter proposed in 
[9][24][26][44][45], bus these inverters require switches with a relatively large voltage 
rating. A high step-up push-pull inverter for PV applications is presented in [7] that offers 
soft-switching in a wide range of input voltage and power. But it is not scalable to higher 
voltage or power levels. The single-phase grid-connected inverter incorporating a high-
frequency transformer in [46] can achieve soft-switching for some of its switches, but it is 
composed of a Dual Active Bridge (DAB) dc-dc stage, an intermediate dc bus, and a dc-
ac stage. While such a configuration takes advantage of the transformer leakage 
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inductance to eliminate the need for a snubber, it requires three full bridges. A three-phase 
inverter based on DAB is proposed in [47]. This LLC converter can obtain soft-switching 
in a certain range, but no prospects for scalability or modularity are claimed. 
Other than the need for extra components, the switches of a (partial) resonant inverter 
may experience additional voltage or current stress due to the resonance of the LC network 
[48]. This often calls for utilization of semiconductor devices with higher ratings. 
Particularly, if the inverter operates at high terminal voltages, MOSFETs may need to be 
replaced by IGBTs that have a higher on-state resistance (Rds,on) and longer switching 
intervals. Since stacked and multi-cell inverters are capable of synthesizing a high terminal 
voltage by using only standard low-voltage devices [49], the idea of having a soft-
switching multi-cell inverter/converter has been intriguing to a number of researchers 
[48][50][51][52][57]; which is the focus of this section as well. 
This section proposes a non-scalable and scalable variants of a three-phase isolated PV 
inverter with stacked H-bridge cells, as illustrated in Figure 19 and Figure 20. Isolation is 
provided through one or more high-frequency, multiple-winding transformers. The 
difference between the non-scalable and scalable embodiments is that the former uses one 
central transformer that feeds all cells, whereas the latter uses several transformers. Each 
transformer winding is connected in parallel to a small ac capacitor to achieve a ZVS at 
turn-on and a near-ZVS condition at turn-off of all switches. No auxiliary circuitry is 
required to achieve soft-switching. The magnetizing inductance of the transformer(s) and 
the winding capacitors make a parallel ac link that replaces the electrolytic dc link of 
conventional inverters. The proposed inverter is inherently buck-boost and can achieve a 
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high voltage gain using only standard low-voltage semiconductors and without relying on 
transformer turn ratio. Unlike the DAB-based topologies, there is no intermediate dc bus 
present in this inverter. No measures are needed to maintain the voltage and current 
balance among the cells. Soft-switching is achieved throughout the range of operation. 
The rest of this section explains the operation of the inverters, offers a design method, and 
demonstrates the performance of a 750 W prototype. 
3.1.1.1 The Proposed Topologies 
The schematics diagrams of the two variations of the proposed cascaded soft-switching 
inverter are depicted in Figure 19 and Figure 20. Each output phase is composed of K 
serially-connected H-bridge cells. The very first cell of the phases meet at the neutral 
point, n. In the single-transformer embodiment of Figure 19, one transformer with 3K+1 
windings provides the galvanic isolation, whereas in the scalable multiple-transformer 
embodiment of Figure 20, a total of K four-winding transformers provide the isolation. 
The input winding of all transformers are connected in parallel. The operation and control 
of the converter is identical in both embodiments. The descriptions hereinafter apply to 
both embodiments unless otherwise mentioned. Let us use the symbol x ∈ {i, A, B, C} to 
refer to the input stage, phase A, phase B, and phase C, respectively. The transformer turn 
ratio is 1:N, i.e.; an output winding has N times the number of turns of an input winding.  
In reference to Figure 19 and Figure 20, each transformer winding is connected in 
parallel to an ac capacitor, Cxk, k ∈⁡{1,2,…,K}, which has a small capacitance (see Table 
IV). The magnetizing inductance of a transformer as referred to the input stage is denoted 
by Lk. When the winding non-idealities are ignored, the magnetizing inductance(s) and ac 
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capacitors are connected in parallel and form a second- order LC link that is referred to as 
the link throughout this section. The total link inductance for the single-transformer and 
multiple-transformer embodiments are Ltot = L1, and Ltot = L1║L2║…║LK, respectively. 
The voltage on the link inductor(s) is hereinafter referred to as the link voltage, vL, and the 
summation of magnetizing current(s) is referred to as the link current, iL. Assuming the 
value of Ci1 for all input link capacitors, and CA1 for all output link capacitors, the total 
link capacitance is: 




  
2
1 13 ,tot i AC C KN C         Single-transformer 
embodiment; 
 
(36) 
2
1 13 ,tot i AC KC KN C   Multiple-transformer embodiment. 
 
 
In Figure 19 and Figure 20, switches that have the same name receive the same gate 
signal. The link inductor, Ltot, which is the main energy transfer element, is connected to 
the dc source through the input H-bridge cell. The input switches Si+ and Si− conduct 
current in one direction only; however, they should be capable of blocking positive and 
negative voltages. For example, a reverse blocking IGBT or an IGBT/MOSFET in series 
with a diode can be used. On the other hand, the output switches Sx+ and Sx−, x ∈ {A, B, 
C}, are four-quadrant semiconductors. Depending on the design requirements, the inverter 
may need capacitive or inductive-capacitive filters on its input and output terminals as 
shown in Figure 19 and Figure 20. When using an inductive-capacitive filter, the filter 
capacitors should face the inverter. As labeled in Figure 19 and Figure 20, the unfiltered 
terminal currents are denoted by {ii, iA, iB, iC}, and the filtered currents are denoted by {iif, 
iAf, iBf, iCf}. 
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3.1.1.2 Operation Principle and Soft-Switching 
As stated before, the total link inductance, Ltot, and capacitance, Ctot, make a parallel 
link that partially resonates during a link cycle. A full link cycle, TLink=1/fLink, is made up 
Figure 19 - The proposed single-transformer embodiment having K transformers. Each output phase is 
composed of K cascaded H-bridge cells. 
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of twelve modes as labeled in Figure 21, and fLink is much higher than the inverter line 
frequency. The link receives energy from the dc source in Modes 1 and 7, and delivers the 
 
 
 
 
 
 
 
  
Figure 20 - The proposed scalable multiple-transformer embodiment having K transformers. Each 
output phase is composed of K cascaded H-bridge cells. 
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energy to the output in Modes 3, 5, 9, and 11. The even-numbered Modes 2, 4, 6, 8, 10, 
and 12 are short resonant modes that provide soft-switching conditions and do not take 
 
 
 
 
 
Figure 21 - Inverter waveforms during a full link cycle. Voltage and current labels for modes 3, 5, 9, 
and 11 correspond to an example in which iABC,ref = {0.8,−0.2,−0.6} pu and vABC = {0.7,−0.8,0.1} pu. In 
boost operation, vL of Mode 5 is larger than Vi. 
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part in the power transfer. During the odd-numbered modes, the digital controller monitors 
the unfiltered terminal currents ii, iA, iB, and iC,  and adjusts the switch conduction times 
 
 
 
 
 
 
 
(a) Charge Mode 1   (b) Resonant modes 2, 4, & 6 
 
Figure 22 - Current path in different modes. Only one cell per phase is shown. Modes 3, and 5 
correspond to an example in which iABC,ref = {0.8,−0.2,−0.6} pu and vABC = {0.7,−0.8,0.1} pu. 
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to meet the input current reference, Ii,ref, and the sinusoidal output references iA,ref, iB,ref, 
and iC,ref. The below paragraphs explain the operation of the modes and ignore the 
component non-idealities. Figure 22 and Figure 23 show the equivalent circuits of the first 
six modes. Since the cells of a phase operate identically, only cells A1, B1, and C1 are 
shown in Figure 22 and Figure 23.  
 Charge Mode 1- Figure 22(a): Switches Si+ conduct and iL increases linearly as depicted 
in Figure 21. When the average input current meets the reference Ii,ref, the Si+ switches 
stop conducting. The averaging method will be explained later. Since Si+ switches are 
located between the two capacitors Ci and Ci1, voltage on Si+ rises slowly. This near-ZVS 
condition significantly reduces the turn-off loss.  
Resonant Mode 2 - Figure 22(b):  All switches are off and the parallel link resonates. At 
the zero-crossing point of vL, the link current has its positive peak +Ipeak. The energy that 
was received by the link in Mode 1 should be delivered to the output phases in Modes 3 
and 5. Out of the three pairs AB, BC, and CA, those pairs that include the phase with the 
largest instantaneous current reference are candidates to receive energy in Modes 3 and 5. 
For example, consider an instant when the sinusoidal current references are iABC,ref = 
{0.8,−0.2,−0.6} pu and the phase voltages are vABC = {0.7,−0.8,0.1} pu. In this case, phase 
pairs AB and CA are the candidates because phase A has the largest current reference. 
Between these two candidates, the pair with the smallest instantaneous line-to-line voltage 
will conduct in Mode 3, and the other pair is chosen for Mode 5. Therefore in our example, 
pairs CA and AB are selected for Modes 3 and 5, respectively. This results in a descending 
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order in link voltage in Modes 1, 3, and 5 as indicated in Figure 21, which is a necessity 
in obtaining ZVS at turn-on.  
 
 
 
 
(a) Discharge Mode 3  (b) Discharge Mode 5 
 
Figure 23 - Current path in different modes. Only one cell per phase is shown. Modes 3, and 5 
correspond to an example in which iABC,ref = {0.8,−0.2,−0.6} pu and vABC = {0.7,−0.8,0.1} pu. 
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Discharge Mode 3 - Figure 23(a): The selected phase pair receives energy in Mode 3. 
The directions of the winding currents {iwA1, iwB1, iwC1} are shown in Figure 23.  Switches 
in this pair should conduct such that: 1) the current direction in a conducting phase matches 
the direction of its reference; and 2) the link voltage stays negative to discharge the link. 
Therefore in our earlier example, switches named SA+ and SC− conduct. A total of 2K H-
bridge cells receive energy in Mode 3, each having a link capacitor voltage of NvL. Since 
they are all connected in series, the total link voltage is 2KNvL. The switches do not 
conduct until they are forward-biased, that is when the total link voltage reaches the pair’s 
instantaneous line-to-line voltage. This results in a ZVS turn-on for all conducting 
switches. In our example, SA+ and SC− conduct when the total link voltage, 2KNvL, reaches 
the value (vC−vA) as shown in Figure 21. As the switches conduct, the link current 
decreases linearly in Mode 3. When the average current in one of the conducting phases 
meets its reference, the switches are gated off and the converter will start Mode 4. The 
averaging method plays a key role in sinusoidal current shaping of the inverter, which will 
be explained later. Due to the presence of the link capacitors, the switch voltages rise 
slowly after turn-off. This near-ZVS condition reduces the turn-off losses considerably. 
Larger values for the link capacitances lead to a slower voltage rise and further reduce the 
turn-off losses.  
Resonant Mode 4 - Figure 22(b): None of the switches conduct, letting the parallel link 
resonate as illustrated in Figure 21. The link voltage reduces in Mode 4. This mode ends 
as soon as the total link voltage 2KNvL reaches the instantaneous line-to-line voltage of 
the pair that was chosen for Mode 5. 
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Discharge Mode 5 - Figure 23(b): As described earlier in Mode 2, the selected phase 
pair for Mode 5 receives energy from the link. Similar to Mode 3, the switches of this pair 
should conduct so that: 1) the current direction in a conducting phase matches the direction 
of its reference; and 2) the link voltage remains negative to discharge the link. Therefore 
in the earlier example, switches labeled SA+ and SB− conduct.  The switches are turned off 
when the total energy store in the link inductor(s) and capacitors decreases to a pre-
determined level, Edesired, which will be explained later in this section. Similar to Mode 3, 
the switch voltages rise slowly after turn-off. This near-ZVS condition reduces the turn-
off losses considerably. Larger values for the link capacitances tend to lower the switches’ 
dv/dt and further reduce the turn-off losses and dv/dt -related problems. 
Resonant Mode 6 - Figure 22(b): None of the switches conduct. Since there is still 
energy left in the link after Mode 5, the link can resonate. The magnitude of the link peak 
voltage in this mode, Vpeak, depends on the predetermined Edesired. As soon as the link 
voltage reaches the input voltage –Vi, the switches Si− start conducting at zero-voltage. 
During the first six modes, the link current is almost entirely in its positive half cycle. 
Following Mode 6, the inverter starts the second six Modes 7-12 in which the link current 
experiences its negative half cycle. Operation of the converter in Modes 7-12 is similar to 
that of Modes 1-6, except that the voltage and current polarities are reversed. The fact that 
there is no interval in which the link inductor is connected to the input and output terminals 
at the same time makes this converter a buck-boost inverter. In reference to Figure 21, the 
inverter is said to operate in boost mode when the link discharge voltage, i.e., vL in 
discharge Mode 5, is greater in magnitude than the input voltage, Vi. The reverse is true 
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about buck mode. The control algorithms of the converter in both cases are identical. It 
should not escape notice that the link frequency is different than the link resonant 
frequency, ωres: 
 
1
.res
tot totL C
 
 
(37) 
3.1.1.3 Buck-Boost Operation, Selection of Edesired, and Soft-Switching Range 
The proposed inverter charges and discharges the link inductor in completely separate 
intervals. Therefore it inherently has the ability to buck or boost the input votlage. The 
inverter is considered to operate in buck mode when the link discharging votlage in mode 
5, is smaller in magnitude than the link charging voltage in mode 7. Such a case is shown 
by the dashed waveform of in Figure 21. One should notice that the charging and 
discharging voltages are viewed from the primary side of the transformer. Similarly, the 
converter operates in boost mode if the link discharging voltage in mode 5 is greater in 
magnitude than the link charging voltage, Vi, as shown by the solid waveform for vL in 
Figure 21. 
The energy stored in the link at a point in time, E, is given by: 
 2 2
1 1
.
2 2
tot L tot LE C v L i 
 
(38) 
As stated earlier, Mode 5 ends when E drops to a pre-determined level, Edesired. This 
guarantees that the link energy at the end of Mode 5 is the same in all cycles. Therefore, 
it indirectly ensures that the summation of the losses and outgoing energy of Modes 3 and 
5 equals the energy input of Mode 1. Moreover, since all switches are in their blocking 
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state in Mode 6, the link energy in this mode does not change. From (), one can derive 
the link peak voltage as: 
 
2
.desiredpeak
tot
E
V
C

 
(39) 
Small values for Edesired (and Vpeak) are generally preferred since a large Vpeak not only 
imposes a greater voltage stress on the components, it also prolongs resonant Mode 6 and 
decreases the link frequency.  
By examining vL in Figure 21, one can notice the descending order of link voltage in 
modes 1, 3, and 5 (and similarly the ascending order in modes 7, 9, and 11). It is this 
arrangement of link voltages that creates a ZVS condition for all output switches. Since 
the descending arrangement is always achievable regardless of the input voltage, output 
voltage and input current reference, ZVS is maintained for the output switches at every 
operating point. As shown in Figure 21, the link voltage in Mode 6 should start from the 
discharging voltage (vL of Mode 5) and reach the charging voltage, −Vi by way of 
resonance. In buck operation, the link discharging voltage is smaller than the charging 
voltage by definition. Therefore one should carefully select the value for Edesired large 
enough so that Vpeak be greater than Vi, otherwise the link voltage can never reach –Vi and 
soft-switching will not be achieved at the turn-on of the input switches in Mode 7. As long 
as Edesired is large enough, soft-switching for the input switch is achieved throughout the 
range of operation. In boost mode of operation, on the other hand, the link discharging 
voltage is greater than the charging voltage by definition. Thus, the Vpeak criterion for 
selection of Edesired is needless. 
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In the multiple-transformer embodiment, the link inductance is composed of the parallel 
connection of the magnetizing inductances of all transformers. Similarly, the total link 
capacitance is composed of the parallel connection of all link capacitors. Therefore, in 
case of unequal magnetizing inductances or link capacitances, all transformers resonate at 
the same frequency and in synchronism, without loss of soft-switching. However, the 
power processed by each transformer is inversely proportional to its magnetizing 
inductance value simply because the input current is distributed among the transformers 
based on their magnetizing inductance values. Therefore it is recommended to have 
balanced inductance values. 
3.1.2 Control and Current Shaping 
The overall control block diagram of the proposd inverter is depicted in Figure 24. The 
is composed of three major blocks, namely the State Machine, the Current Integrators, 
and the Output Current Reference Generator. The State Machine identifies the operating 
mode of the converter (modes 1 thru 12) and generates appropriate commands to the 
switches. As shown in Figure 25, the operation of the State Machine is completely based 
on the description of modes which was explained earlier. The operation of the other two 
blocks will be explained here. 
According to the description of modes in subsection 2.1.2.2, the input reference and 
terminal currents are dc (Ii,ref and iif), while output references, {iA,ref, iB,ref, iC,ref}, and 
terminal currents, {iAf, iBf, iCf}, are the sinusoidal. The unfiltered terminal currents ii, iA, iB, 
iC assume a trapezoidal shape as indicated in Figure 21. The goal of the overall controller 
is to regulate the switch conduction times so that the average unfiltered terminal currents 
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track their references. The average is defined as the area under a curve in a link cycle 
divided by the link period. However, since the link period is the same for all waveforms, 
the division is not required. This will in turn reduce the computational burden on the 
controller. It is important to note that no frequency or pulse-width modulation [64][65][66] 
is required in the proposed inverter due to the fact that switch conduction times are 
controlled based on average currents.  
 Figure 26 shows the unfiltered input and output currents and their integral values in a 
link cycle. The symbols Qx and Qx,ref  denote the outputs of the current integrators as 
functions of time, where x ∈ {i,A,B,C}. The waveforms are depicted for an example case 
 
 
Figure 24 - Detailed control block diagram of the proposed inverter. 
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in which iABC,ref = {0.8,−0.2,−0.6} pu and vABC = {0.7,−0.8,0.1} pu. There is an averaging 
integrator associated with each reference and each unfiltered current, totaling to eight 
integrators as shown in Figure 24.  
 
In charge mode 1 (or 7) when the input switches conducts, the State Machine constantly 
compares Qi with Qi,ref. As soon as the two values match, the input reference current is 
satisfied and the input switches are commanded off. As indicated in Figure 26, both 
integral values, Qi and Qi,ref, are reset at the end of mode 1 (or 7) to prepare for the next 
half-cycle. One may notice that Qi,ref increases linearly because it is the integral value of 
the dc reference, Ii,ref. 
 
Figure 25 – State machine block diagram of the proposed inverter. 
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According to the description of mode 3 (or 9) in subsection 2.1.2.2, the requirement to 
end this mode is to have one of the conducting phases meet its reference. In the example 
of Figure 26, it would be phase C that meets its reference. The current integrators 
associated with this phase are reset at the end of mode 3 (or 9). In mode 5 (or 11), in 
contrast, the end criterion is based on link energy rather than current regulation. However, 
this end criterion is equivalent to current regulation criterion provided that the input and 
output current references satisfy the following power balance equation:  
 
orefoolossrefii IVPIV cos
ˆˆ
2
3
,, 
, 
(40) 
where Ploss is the inverter power loss at the point of operation, ?̂?𝑜 is the output phase 
voltage amplitude, 𝐼 𝑜,𝑟𝑒𝑓is the output current reference amplitude, and 𝑐𝑜𝑠𝜑𝑜 is the output 
power factor. It is the controller’s responsibility to adjust 𝐼 𝑜,𝑟𝑒𝑓  so () is satisfied, 
otherwise the output current references for the two phases that conduct in mode 5 (or 11) 
will not be met and the phase currents will deviate from their expected sinusoidal shapes. 
An example of such a case is shown in Figure 27, in which the right-hand side of () 
outweighs the left-hand side. In this figure, the current references for phases A and B 
cannot be met simply because the link does not have enough energy stored in its inductor. 
Reference [44] proposes to estimate Ploss and calculate PV array power to find 𝐼 𝑜,𝑟𝑒𝑓, but 
such a scheme requires samples of all variables used in () as well as an estimation 
method for Ploss.  
In this section, a simple method that takes advantage of the mismatch at the end of mode 
5 (or 11) and a PI controller is proposed to calculate⁡𝐼 𝑜,𝑟𝑒𝑓 without using (). This method 
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is implemented by the Output Current Reference Generator block in Figure 24. Taking 
the power-balanced operating point of the example of Figure 26, the moment that the link 
energy reaches Edesired in mode 5, coincides with the moment that the ratios QA/QA,ref and 
QB/QB,ref  become unity. QA/QA,ref is a better indicator in this example because phase A has 
the largest current reference and its current signal is less susceptible to noise. In the power-
unbalanced case of Figure 27, however, the ratio QA/QA,ref at the end of mode 5 is not 
unity. The error signal 1-|Qy/Qy,ref| is used by the PI controller to generate 𝐼 𝑜,𝑟𝑒𝑓. Subscript 
 
Current integration when () is satisfied 
Figure 26 - Input and output current regulation in the proposed inverter, corresponding to an example in 
which iABC,ref = {0.8,−0.2,−0.6} pu and vABC = {0.7,−0.8,0.1} pu. Zones of interest are shaded for clarity. 
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y indicates the phase with the largest current reference. The PI controller operates at twice 
the link frequency so that it can compensate the power imbalance promptly.  
According to the inverter operation set forth, the control principle requires samples of 
iL, vL, ii, iA, iB, and iC. Voltage sensors on input and output terminals may be needed by the 
application for secondary purposes such as Maximum Power Point Tracking (MPPT), grid 
synchronization, protection, or output voltage regulation. Although the transformer has 
3K+1 windings (single-transformer embodiment) or four windings (multiple-transformer 
embodiment), measurement of the magnetizing current iL can be carried out using only 
one current sensor on the input winding and one open-aperture current sensor on all output. 
In case of unity turn ratio (N=1), only one current sensor would be sufficient to measure 
all winding currents. When using multiple transformers, current measurement on only one 
transformer is necessary because all transformers operate in synchronism.  
 
 
Current integration when () is not satisfied due to excessively large 𝐼 𝑜,𝑟𝑒𝑓  
Figure 27 - Input and output current regulation in the proposed inverter, corresponding to an example in 
which iABC,ref = {0.8,−0.2,−0.6} pu and vABC = {0.7,−0.8,0.1} pu. Zones of interest are shaded for clarity 
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3.1.3 Inverter Analysis and Design 
3.1.3.1 Mathematical Modeling 
The link frequency of the proposed partial-resonant inverter, fLink, is a function of the 
circuit parameters and the operating point. This sub-section formulates the effect of 
various inverter parameters on important variables, such as fLink and Ipeak. This modeling 
makes the below assumptions: 
 Due to the half-wave symmetry in the link waveforms, it is sufficient to analyze 
the first six modes only. 
 The link capacitors are not factored in the equations of charge and discharge modes 
because the current through the link capacitors is negligible in these modes. 
 The transformer copper resistances are not factored in the equations of resonant 
modes. This because at the resonant frequency they have a much smaller 
impedance than the link capacitors (see Table IV). 
 Voltage ripples of the filter capacitors and voltage drops on the filter inductors are 
ignored. 
 Unless mentioned otherwise, variable t in the equations of a mode is the time 
passed since the start of the mode. Let Im,0 and Vm,0 denote the initial conditions for 
iL and vL at the start of Mode m, respectively. Similarly, Tm is the duration of Mode 
m. 
 As indicated in Figure 21, T4 is significantly shorter than the duration of other 
modes. Therefore Modes 3 and 5 can be combined in to a single mode, ignoring 
Mode 4. The link voltage in Modes 3 and 5 is made of the output line-to-line 
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voltage and repeats every π/3 radians. The average vL in the combined mode, V3,5, 
is given by : 
o
o
V
NK
dV
Nk
V
ˆ
2
432.1
      
2
)3/2cos()3/2cos(
cosˆ
2
3 6
6
5,3













 
 


 
(41) 
where ?̂?𝑜 is the phase peak voltage. As shown in Figure 21, the link period is: 
  1 2 3 5 62LinkT T T T T T      (42) 
Let the equivalent resistance of the parallel-connected input windings be Ri, and the on-
state resistance of an input switch be Rds,i. Then the link voltage and current for Mode 1 
are readily given as: 
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(44) 
During resonant modes, all link capacitors and inductor(s) are connected in parallel. The 
solution to this LC network is: 




  
   ,0 ,0( ) sin cos ,L tot res m res m resv t L I t V t      (45) 
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(46) 
With reference to Figure 23(a,b) and assuming that resistance of an output-side winding 
is Ro and the on-state resistance for an output switch is Rds,o, the link equations in the 
combined Modes 3 and 5 are: 
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(48) 
Equations (-) for iL and vL in all modes are derived. When these equations are 
combined with the description of the modes, they result in a system of equations given in 
-. Unknowns to be solved for are T1, T2, T3+T5, T6, and I1,0. Equations for Vm,0 and 
Im,0 are reported in the Appendix. 
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(53) 
The above system of equations can be solved numerically. Once the unknowns are 
solved for, Ipeak can be obtained from . 
 
2 2 2
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(54) 
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3.1.3.2 Inverter Design 
The link frequency, fLink, is an important variable because is determines the switching 
frequency, filter size, transformer core loss, and the digital controller sampling rate. The 
link peak current, Ipeak, plays a major role in determining the switch conduction losses, 
transformer copper and core loss, switch ratings, and transformer design. In this sub-
section, a 750 W prototype at an input voltage of Vi = 100 V and output voltage of VLL = 
380 V is analyzed.  
Figure 28 shows fLink and Ipeak as a function of the output power, Ltot, and Ctot. The turn 
ratio is N = 1 in this figure. As displayed in Figure 28(a), fLink reduces as the link 
parameters, Ltot and Ctot, increase. This is expected because greater values for Ltot and Ctot 
result in a smaller resonant frequency, ωres, and lengthen the resonant modes, see (,). 
Ctot has a small effect on fLink because it does not affect the duration of the charge and 
discharge modes. However, this is not true with Ltot. Due to the fact that the link inductor 
is the main energy transfer element in the inverter, the durations of the charge and 
discharge modes depend directly on how fast the link can charge and discharge to meet 
the current reference requirements. By the same token, the link frequency is a decreasing 
function of the output power. It is noteworthy that at an output power close to zero, the 
duration of the charge and discharge modes shrink to such an extent that the link frequency 
approaches the link resonant frequency. In reference to Figure 28(b), the link peak current, 
Ipeak, increases with the output power as anticipated. During resonance in Mode 2 where 
the link peak current happens, the link capacitors totally discharge into the link inductor. 
Therefore, considering that the energy stored in the link capacitors is typically much lower 
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than that of the link inductor(s), higher values for Ctot lead to slightly higher values for 
 
 
 
(a) Link frequency, fLink 
 
 
(b) Link peak current, Ipeak 
Figure 28 - Link frequency and link peak current as a function of output power and Ltot, for different 
values of Ctot. The turn ratio (N), input and output voltages are 1, 100 V and 380 Vrms, respectively. 
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Ipeak. According to Figure 28, the inverter can switch at a high frequency when Ltot and Ctot 
are small, but it would require a digital controller with a high sampling rate to implement 
the twelve modes. The main role of the link capacitors is to provide ZVS at turn-on 
transitions and to control the dv/dt on the switches at turn-off to achieve near-ZVS 
conditions.  
Due to the importance of fLink and Ipeak, they can be used as targets during the design 
phase. Figure 29 shows the contour paths of fLink and Ipeak at an output power of 750 W on 
the same plot for various values of Ltot, Ctot, and N. This single plot can serve as a very 
useful tool to select inverter parameters. Given the target values for the link frequency and 
 
Figure 29 - The contours of link frequency and peak current at 750 W for selecting values for Ltot, Ctot, 
and N. 
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peak current, the intersection points of the fLink and Ipeak contours denote the required values 
for Ltot, Ctot, and N.  
While a certain design may have various targets such as minimizing switch stress, 
minimizing dv/dt, maximizing efficiency, or a weighted combination of several targets, a 
straightforward approach to select components for the proposed inverter is presented here. 
Selection process for Ltot, Ctot should be based on a worst-case operating point, namely at 
rated power, rated output voltage, and lowest solar panel voltage (corresponding to the 
hottest panel temperature for a majority of PV technologies). The equations governing the 
 
TABLE III.   SUMMARY OF INVERTER DESIGN EQUATIONS 
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Input Switch Current Stress peakI  (56) 
Fundamental Equations - 
Represented by contour plots of Figure 
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†Whether the inverter operates in buck or boost mode can be determined by comparing Vi with V3,5. 
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design process are summarized in Table III.  The number of cells per cell, K, may be 
chosen according to inverter construction constraints such as the number of transformer 
windings etc. Alternatively, one may use an initial value for K and modify it during the 
design upon need.  
The goal in the design process to find appropriate values for Ltot, Ctot, and N. The design 
can be started off by assuming values for input switch current stress, output switch voltage 
stress, and link frequency. According to (56), the link peak current is directly determined 
by the input switch current stress. Given the values for fLink and Ipeak, the contour plots of 
Figure 29 suggest infinite sets of answers for N, Ltot, and Ctot. For example, in a design 
that targets 11 kHz and 31 A for fLink and Ipeak, points n, p, and q on Figure 29 are possible 
sets of answers. In order to find unique values for N, Ltot, and Ctot, one may use another 
expression from Table III.  
3.1.3.3 Inverter Loss Calculation 
The proposed inverter maintains ZVS and near-ZVS conditions at all switch turn-on and 
turn-off transitions, respectively. Therefore the dominant factors that contribute to the 
power loss are the semiconductor conduction loss, transformer conduction loss, and 
transformer magnetization loss. This subsection, takes advantage of the steady-state 
equations of - to calculate these loss values. Letting 𝐼𝑠𝑤,𝑖
𝑎𝑣  and 𝐼𝑠𝑤,𝑖
𝑟𝑚𝑠  denote the 
average and RMS values of the current through an input switch, 𝑉𝑑,𝑖 denote the dc drop 
across an input switch, and 𝑅𝑑𝑠,𝑖 denote the on-state resistance of an input switch, the total 
conduction loss associated with the input switches in the single-transformer embodiment 
is: 
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  idsrmsiswidav iswisw RIVIP ,2,,,, )(4  . (61) 
The equations for all average and RMS currents in (-) are included in the appendix. 
In order to obtain 𝑃𝑠𝑤,𝑖 in the multiple-transformer embodiment, one can simply modify 
the above equation. Using similar notations for the output switches, the total conduction 
loss in the output switches in both embodiments is given by: 
  odsrmsoswodav oswosw RIVIKP ,2,,,, )(8  . (62) 
The conduction loss in the transformer windings is caused by the contributions of the 
active (odd-numbered) modes and the resonant (even-numbered) modes. The input 
winding(s) do not experience losses in discharge mode. Likewise, the output windings do 
not carry current in charge modes. However, all windings share the link current during the 
resonant modes and therefore experience conduction loss. The input winding loss in the 
single-transformer embodiment is: 
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(63) 
where 𝑅𝑤𝑖,𝑑𝑐  is the dc resistance of the input winding. The terms 𝑈1  and 𝑈2  are 
described in the appendix. The dimension-less factor 𝐹𝑟,𝑤𝑖(𝑓𝐿𝑖𝑛𝑘) accounts for the skin 
and proximity effects and is a function of frequency and transformer geometry. While 
there are several papers dedicated to account for skin and proximity effects in magnetic 
components [59][60], an interested reader may use the method developed in [61] to 
calculate⁡𝐹𝑟,𝑤𝑖. This method is properly applicable here because the performance of the 
multiple-winding transformer in the proposed topology is similar to that of a multiple-
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winding inductor. The equation for the input winding loss in the multiple-transformer 
embodiment can be readily identified by modifying the above equation. 
The total conduction loss in the output windings of the single-transformer embodiment 
is: 
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(64) 
where 𝑅𝑤𝑜,𝑑𝑐 is the dc resistance of an input winding, and 𝐹𝑟,𝑤𝑜(𝑓𝐿𝑖𝑛𝑘) factors in the 
skin and proximity effects [61]. 
The power loss in the transformer ferrite core is a function core volume 𝑉𝑐𝑜𝑟𝑒 , link 
frequency 𝑓𝐿𝑖𝑛𝑘, peak magnetic flux density ?̂?, and core material. The Modified Steinmetz 
Equation discussed in [62] is an appropriate method to calculate losses in ferromagnetic 
cores with a non-sinusoidal excitation. This method introduces an equivalent frequency, 
𝑓𝑒𝑞, based on the average rate of change of the magnetic flux density,?̇?𝑎𝑣. Letting B denote 
the flux density waveform in the core during a link cycle, quantities ?̇?𝑎𝑣 and 𝑓𝑒𝑞 are given 
by: 
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The core power loss is calculated using the Modified Steinmetz Equation [62]: 
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where 𝐶𝑚, 𝑋𝑚, and 𝑌𝑚 are the same parameters used in the original Steinmetz Equation 
and are based on empirical core loss measurements provided by the core manufacturer. 
Based on the above discussion, the total inverter loss is calculated in (). It should be 
mentioned that () slightly underestimates the total loss because it does not account for 
the negligible near-ZVS turn-off losses. The plot of calculated power loss for the converter 
of Table IV is presented in Figure 30. This figure indicates that at power points closer to 
the nominal power, a substantial contributor to the total loss is the conduction loss in the 
 
 
 
Figure 30 - Calculated loss items for the single-transformer inverter of Table II. The input and output 
voltages are 00 V and 380 Vrms, respectively.  
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input switches. Therefore employment of wide band-gap devices on the input side can 
significantly increase the conversion efficiency [63]. At lower power points, however, the 
transformer core and conduction losses outweigh other losses. This is attributed to the 
increased link frequency at low powers (c.f. Figure 28) which in turn amplifies the terms 
𝐹𝑟,𝑤𝑜, and 𝑓𝑒𝑞 in () and (), respectively. If a design requires higher efficiency at low 
power, it can utilize litz (bundled) wires with finer strands to keep 𝐹𝑟,𝑤𝑜 small.  
 
coreowiwoswiswtotloss PPPPPP  ,,,,,  (68) 
3.1.4 Experimental Validation 
A laboratory setup has been designed and built to test the validity of the design. The 
photo of the setup and the specifications are shown in Figure 31 and Table IV, 
 
 
Figure 31 - Photograph of the proposed inverter. 
Input Stage 
Xfmr 2 
Xfmr 1 
Cell A1 
Cell A2 
Cell B1 
Cell C1 
Cell C2 
Cell B2 
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respectively. There are two cascaded H-bridge cells per phase (K=2). Transformers Xfmr1 
and Xfmr2 are used in the multiple-transformer implantation. Small modifications are 
performed on Xfmr1 to use it in the single-transformer implementation as well. No 
particular care is taken regarding the symmetry of the winding leakage inductances. The 
TABLE IV.   INVERTER AND COMPONENT SPECIFICATIONS 
Output Power 750 W 
Input Voltage (Vi)  100 V 
Line Output Voltage (VLL) 380 Vrms 
Line Frequency 60 Hz 
 Single-Trans. Multiple-Trans. 
 Xfmr1 Xfmr1 Xfmr2 
Magnetizing Inductance 110 μH 176 μH 184 μH 
Min and Max Leakage Ind†. (Llxk) 5, 2.82 μH 4.1, 7 μH 4.2, 8.2 μH 
Turn Ratio (N) 1 1 1 
Total Link Inductance (Ltot) 110 μH 90 μH 
Total Link Capacitance (Ctot) 120 nF 120 nF 
Link Resonant Freq. (ωres/2π) 41.8 kHz 51 kHz 
Input Filter (Li, Ci) 10 μH, 1 mF 
Output Filter (Lx, Cx) Zero μH, 5 μF 
Input Switch (Si+ Si−) STW72N60DM2AG (MOSFET) 
Output Switches (Sx+, Sx−) IRG7PH42UD (IGBT) 
Transformer Cores PM-74×59 (N27) 
Digital Controller TMS320F28335 
  †Measured at 10 kHz while input winding shorted. 
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turn ratios are selected to be N=1 to demonstrate the buck and boost capabilities of the 
inverter.  
 In the first experiment, both embodiment are tested at the terminal conditions listed in 
Table IV. The link waveforms, link frequency, and link peak values are shown in Figure 
32 for both embodiments. Calculated values based on the analysis of section 3.1.3 for the 
   
(b) Multiple-transformer embodiment 
 
(a) Single-transformer embodiment 
Figure 32 - Link voltage and link current at the operating point of Table IV. 
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single-transformer inverter are Ipeak = 31 A and fLink = 8 kHz, and for the multiple-
transformer inverter are Ipeak = 31.2 A and fLink = 9.4 kHz. As indicated by the vL 
waveforms, the selected values for Ltot and Ctot result in very short resonant modes, so that 
most of the link period is spent on the charge and discharge modes that transfer real power. 
The transformer leakage inductances create fluctuations in the link voltage.  However, as 
it will be illustrated later in this section, the leakages do not interfere with the soft-
switching.  
 
 
 
 
(a) Input switch 
 
 (b) Output switches of cells A1 and A2 
Figure 33 - Switch stress. 
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  The waveforms of an input and an output switch of the single-transformer embodiment 
are shown in Figure 33. Switching waveforms of the multiple-transformer embodiment 
are not included as they are similar to Figure 33. The ZVS at turn-on of both switches is 
achieved because the switches only conduct when they are forward-biased. At turn-off, 
the rate of voltage rise on the switches is limited, leading to a near-ZVS condition. Figure 
33(b) and Figure 34 are included to demonstrate that in the single-transformer 
embodiment, the link current is shared almost equally among the cells of a phase. Figure 
33(b) shows the current through the switches of cells A1 and A2, whereas Figure 34 
presents the ac bus currents of the two cells. The time scale of the Figure 33(b) and Figure 
34 are selected to be very different to better demonstrate the current sharing capability.  
The windings associated with the two cells have leakage inductances of 5 and 2.82 μH. 
Even though there is a relatively large difference between the leakages, the cell currents 
 
 
 
 
Figure 34 - Current sharing between the cells A1 and A2; iAf is included as a time reference. 
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are almost equal throughout a line-to-line period. The sinusoidal output currents for the 
single-transformer are illustrated in Figure 35(a) at 750 W and unity power factor. The 
measured THD is 3.8 %. Figure 35(b) shows the output current of the multiple-transformer 
embodiment at 750 W and a lagging power factor of 0.87. The measured THD is 2.7 %. 
The American Weighted Efficiency of the multiple-winding transformer at an input 
voltage of 100 V and output voltage of 380 Vrms is 86 %. This efficiency is relatively low 
due to a non-optimum choice for the semiconductors in the prototype. The plots of phase 
current, phase voltage, and line voltage waveforms for two cases with unity and leading 
 
(a) Single-transformer embodiment 
 
(b) Multiple-transformer embodiment 
Figure 35 - Three-phase currents. 
iAf       iBf       iCf 
 
 
5 ms/div 
1 A/div 
iAf       iBf       iCf 
 
 
5 ms/div 
1 A/div 
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power factors are shown in Figure 36. The waveforms in Figure 35 and Figure 36 show 
that the proposed converter is capable of regulating the output sine currents at lagging, 
unity, and leading power factors successfully.  
The outputs of the current integrators of phase A are shown in Figure 37. These variables 
are internal to the digital controller and have been plotted on an oscilloscope using a digital 
to analog conversion method. While all integrator outputs originally have the dimension 
of electric charge, the values plotted here are normalized with respect to an arbitrary base. 
 
 
(a) Power factor of unity 
 
(b) Leading power factor of 0.6 
Figure 36 - Three-phase currents. 
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The |QA,ref| waveform is composed of several right triangles whose heights are proportional 
to the instantaneous value of phase A current reference, iA,ref. The controller shapes the 
output phase currents by adjusting the output switch on-state durations so that |QA| tracks 
|QA,ref| as show in Figure 37. The plots of Figure 38 demonstrates |QA| and |QA,ref| in greater 
detail for a time span in which phase A has the largest current reference among all phases. 
The link voltage is included in the plots for clarity. As it was explained earlier is subsection 
3.1.2, the link energy requirement at the end of mode 5 (and 11) is equivalent to the current 
regulation requirement provided that (40) is satisfied. Such a case is visible in Figure 
38(a), in which |QA| and |QA,ref| meet at the end of mode 5 (and 11). In Figure 38(b), the 
output current reference is too large so that the right-hand side of (40) is greater than the 
left-hand side. Even though the link energy requirement is met at the end of mode 5 (and 
11) by design, the current regulation is not. Figure 38(c), on the other hand, the converter 
 
 
Figure 37 - Current shaping in the proposed inverter. The controller’s task is to make the integrator 
output QA follow QA,ref by adjusting the output switch conduction times.  
2 ms/div 
|QA,ref| 
 
|QA| 
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suffers from a too small output reference current. The mismatch between the integral 
values at the end of mode 5 (or 11) is used by the Output Current Reference Generator 
block to guarantee satisfaction of (40). As one can see in Figure 38, the link energy 
requirement successfully regulates the peak link voltage, Vpeak, regardless of the status of 
(40). Without this requirement, the link energy may either be too large, which may exceed 
the components voltage ratings; or too small which may prevent soft-switching on the 
 
(a) |QA| meets |QA,ref| 
      
 (b) |QA| does not meet |QA,ref|, 𝐼 𝑜,𝑟𝑒𝑓  too large          (c) |QA| does not meet |QA,ref|, 𝐼 𝑜,𝑟𝑒𝑓  too small 
Figure 38 - Current integrators outputs for phase A; a) Equation (40) is satisfied; b) Right-hand side in 
(40) outweighs left-hand side; c) Left-hand side in (40) outweighs right-hand side. 
20 µs/div 
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input switches in buck mode of operation. As stated earlier, the proposed inverter may 
operate in buck or boost modes, as shown in in Figure 39.  
The proposed inverter has a rapid current transient because there are no dc links included 
in the design. Figure 40 shows the phase current iAf, link voltage vL, and input current iif 
 
(a) Buck mode of operation 
 
(b) Boost mode of operation 
Figure 39 - Link voltage in buck and boost modes of operation; a) Vi = 100 V, Vphase = 80 Vrms at 125 
W; b) Vi = 70 V, Vphase = 160 Vrms at 250 W. 
20 µs/div 
50 V/div 
vL (charge) 
 
vL (charge) 
 
10 µs/div 
vL (charge) 
vL (charge) 
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during transient operation of the single-transformer inverter. Prior to time t1, the inverter 
operates in buck mode with Vi = 100 V and VLL = 220 V at 250 W. At t1, the input and 
output current references are stepped up manually so that the output voltage and power 
increase to VLL = 380 V and 750 W, respectively. Between t1 and t2 the inverter operates 
in boost mode as labeled on Figure 41. Unlike a conventional dc-link inverter, the voltage 
of the ac link can change rapidly in response to a step change.  
The final experimental tests verify the operation of the Current Reference Generator 
block of Figure 24. In a photovoltaic inverter, the input power to the inverter is subject to 
change due to voltage and current variations imposed by the solar irradiance or MPPT 
operation [55] [56]. The proposed inverter re-adjusts its output current reference 
magnitude, 𝐼 𝑜,𝑟𝑒𝑓, so that the power-balance equation presented by () is satisfied. In 
Figure 41(a), the input voltage is fixed at Vi = 100 V. The inverter initially operates at 390 
 
Figure 40 - Transient response of the inverter. In [t1,t2] the converter works in boost mode. At other 
times operates in buck mode. 
 
 85 
 
W. At t1 and t2 the input current reference is rapidly increased and decreased by about 
75%, respectively. Between t1 and t2 the inverter outputs 700 W. This test may simulates 
a severe change in the solar irradiance or a sudden change in the MPPT’s decision. The 
output phase current successfully adapts to the change in the power as indicated in the 
figure. In Figure 41(b), the input reference current is maintained at 5.2 A, while the input 
 
 
 
 
 
 
 (a) Input current varies at fixed input voltage 
 
(b) Input voltage swells to 104 V, sags to 78V at fixed input current 
Figure 41 - Output current reference regulation in face of input current or input voltage variations. 
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voltage changes from 78 V to 104 V and back to 78 V. Despite the swell and sag in the 
input voltage, the inverter input current is able to track its reference. Moreover, the output 
current is dynamically regulated to maintain the input-output power balance.  
3.2 Single-Ended Inverter4 
3.2.1 Introduction 
The multi-cell soft-switching inverter proposed in this section uses a high-frequency LC 
link as shown in Figure 42. Galvanic isolation is realized through a multiple-winding high-
frequency transformer that can significantly reduce the overall size and weight of the 
system. The multi-cell structure on the secondary side allows the output switches to share 
the current as well as voltage stress. The need for bulky dc link components is eliminated 
by operating the ac link at a high frequency. The ac voltages on cell capacitors are 
inherently balanced by the transformer windings. This converter maintains ZVS 
conditions at every switch turn-on and near-ZVS conditions at every switch turn-off 
throughout the operating range, thereby decreasing the switching losses and dv/dt-induced 
EMI emissions. 
                                                 
 
4 © ____ IEEE. Reprinted, with permission, from M. Moosavi and H. A. Toliyat, “A Multi-Cell Cascaded High 
Frequency Link Inverter with Soft-Switching and Isolation,” in IEEE Trans. on Industrial Electronics, Submitted Sep 
2016, Revision Submitted. 
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3.2.2 The Proposed Inverter 
The schematic diagram of the proposed inverter is presented in Figure 42 [54]. There is 
one low-side semiconductor switch, Si, on the input side which connects the input source 
to a winding of a multiple-winding transformer. On the output side, each phase is 
comprised of K series-connected H-bridge cells, each coupled to a transformer winding. 
All switches conduct unidirectional current and block voltages of both polarities. This can 
be achieved by using a reverse-blocking switch or simply by putting a diode in series with 
each switch. The high-frequency transformer has 3K+1 windings, and the turn ratio from 
the input to an output winding is 1:N. Each winding is connected in parallel to an ac 
capacitor, Cxj, where x denotes the terminal to which the winding belongs, and j is an index 
number. For example, Ci1 is the only ac capacitor on the input side, and CAK is the ac 
capacitor connected to the Kth winding of phase A. The magnetizing inductance L and the 
3K+1 ac capacitors Cxj form a parallel ac link, hereinafter referred to as the link. The 
inductor current iL and voltage vL are named the link current and link voltage, respectively. 
Except for a turn ratio multiplier, the voltage vL represents the voltage on all link 
capacitors. Depending on the design requirements, the inverter may have a capacitive or 
inductive-capacitive filter on its input and output terminals. The latter is the case in Figure 
42 with filter components Lx and Cx. Variable ii denotes the unfiltered input current as well 
as the input switch current. 
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 Referring to the output side in Figure 42, ix denotes the unfiltered current of phase x 
and vx denotes the voltage on filter capacitor Cx. Switches in phase x are named either Sx+ 
or Sx−. There are only two switch command lines per phase, and switches that receive the 
same command are given the same name. When Sx+ (Sx−) switches in phase x conduct, the 
unfiltered phase current, ix, is positive (negative). As shown in Figure 42, the leftmost H-
bridge cells in the phases are connected to a common point n.  
 
Figure 42 - The proposed soft-switching inverter with cascaded output cells. 
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3.2.3 Operation of the Inverter 
3.2.3.1 Description of the Modes 
It was mentioned earlier that the inductance L and the 3K+1 link capacitors, Cxj, form a 
parallel resonant link. An operation cycle of the proposed inverter, TLink=1/fLink, is 
composed of six modes as shown in Figure 43. The link charges from the input in mode 
1, and discharges onto the output phases in modes 3 and 5. The even-numbered modes 2, 
 
 
 
 
 
Figure 43 - Operating waveforms and six modes of the proposed inverter. Voltage labels for modes 3 
and 5 show an example where iABC,ref= {0.9,−0.1,−0.8} pu and vABC={0.6,−0.9,0.3} pu. 
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4, and 6 are resonant modes in which no energy transfer occurs. In each link cycle, the 
controller tries to meet the input dc current reference, Ii,ref, and the sinusoidal output 
references iA,ref, iB,ref, and iC,ref. Therefore, the input current, ii, and the three output currents 
iA, iB, and iC should be monitored by the controller. With reference to Figure 43, these four 
current waveforms are unfiltered currents with a trapezoidal shape. Therefore, the goal for 
the controller is to operate the switches in a way that the average values of these currents 
track their references. The controller samples the currents at several points in a switching 
 
 (a) Charge mode 1 (b) Resonant modes 2, 4, & 6 
Figure 44 - Current path in different modes. Only one cell per phase is shown. Modes 3 and 5 are shown 
for an example where iABC,ref= {0.9,−0.1,−0.8} pu and vABC={0.6,−0.9,0.3} pu. 
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cycle so that it can calculate the average values and compare them with their references. 
The following paragraphs describe the modes. For the sake of simplicity, all components 
are assumed to be ideal.  
Mode 1: In reference to Figure 44(a), the link inductor is charged by the source through 
Si. All other switches are in their blocking state. The link voltage, vL, equals Vi, and the 
link current, iL, increases linearly, as shown in Figure 43. Once the average input current 
reference is met, Si is gated off. In this section, the average value of a variable is calculated 
over a switching cycle of length Tlink as indicated in Figure 43. Due to the presence of Si 
between two capacitors Ci and Ci1, the rate of voltage rise on Si at turn-off is effectively 
limited. Therefore, the switch current reduces before its voltage can rise. This near ZVS 
condition significantly reduces the turn-off loss.  
Mode 2: No switches conduct in this mode, therefore the link resonates and vL changes 
polarity, as depicted in Figure 43. The current iL experiences its positive peak Ipeak+ in this 
mode. The path of link current is shown in thick lines in Figure 44 (b). On the output side, 
two phases should be selected to receive energy in mode 3. Out of the three possible phase 
pairs AB, BC, and AC, the pairs which accommodate the phase with the largest current 
reference magnitude are candidates for conduction in mode 3. Out of these two pairs, the 
one with the smaller voltage difference magnitude is selected for mode 3, and the other 
pair is selected for conduction in mode 5. This leads to a descending link voltage sequence 
in modes 3, 4, and 5 as shown in Figure 43, which is an essence in having zero-voltage 
turn-on. For example, when iABC,ref = {0.9,−0.1,−0.8} pu, and vABC={0.6,−0.9,0.3} pu, then 
the pair AC conducts in mode 3, and pair AB conducts in mode 5.  
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Mode 3: The link is to be discharged on the output pair selected in mode 2. Switches in 
the selected phase pair should conduct in a way that the polarity of current in the 
conducting phases matches the polarity of their references. Figure 45(a) shows the current 
path for the example made in mode 2. Switches named SA+ and SC− conduct in Figure 
45(a) because the current references for phases A and C are positive and negative, 
respectively. A quick glimpse of Figure 44 (a) proves that a total of 2K H-bridge cells are 
connected in series in mode 3, each having a capacitor voltage of NvL. Therefore, their 
        
  (c) Discharge mode 3 (d) Discharge mode 5 
Figure 45 - Current path in different modes. Only one cell per phase is shown. Modes 3 and 5 are shown 
for an example where iABC,ref= {0.9,−0.1,−0.8} pu and vABC={0.6,−0.9,0.3} pu. 
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aggregate link voltage is 2NKvL. The switches of mode 3 start conducting only when they 
are forward biased, i.e., when their aggregate link voltage matches the pair’s instantaneous 
line-to-line voltage. This means in our earlier example, the switches do not conduct until 
the negative link voltage, vL, reaches the value (vC−vA)/2NK. This ensures zero-voltage 
turn-on for all conducting switches. iL reduces linearly as shown in Figure 43. This mode 
goes on until one of the conducting phases, namely the phase with the smaller current 
reference, meets its current reference. In our example, it would be phase C. This means 
that mode 3 ends when the average value of the current iC in Figure 43, i.e., the area under 
the iC trapezoid divided by the cycle length, meets its sinusoidal reference. It is worth 
mentioning that even though the sinusoidal references change in time, it is reasonable to 
assume that they are constant within a switching cycle because the switching period is 
much shorter the sine period. This carefully designed end criterion for mode 3 shapes 
phase C current into a sine wave because the reference current is a sinusoidal. At the end 
of this mode the switches are gated off. Following the turn-off, the link starts resonating. 
The voltage rise on the switches happens slowly because of the link capacitors. This allow 
the switch currents to fall at a near zero voltage and significantly reduces the turn-off loss. 
Mode 4: No switches carry current and the link resonates as shown in Figure 43 and 
Figure 44(b). The negative vL increases in magnitude, until the aggregate link voltage 
2NKvL equals the instantaneous line-to-line voltage of the selected output pair of mode 5. 
In our example, the switches conduct as soon as the negative link voltage, vL, reaches the 
value (vB−vA)/2NK. Again this guarantees a zero voltage turn-on for the conducting 
switches. This ends mode 4 and starts mode 5.  
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Mode 5: The switches corresponding to the selected pair discharge the link, as shown in 
Figure 43. The selection process of the output pair was explained earlier in mode 2. Similar 
to mode 5, switches in the conducting phase pair should be selected in a way that the 
polarity of current in the conducting phases matches their references. Figure 45(b) shows 
the current path for the example set forth in mode 2. Switches named SA+ and SB− conduct 
in Figure 45(b) because the current references for phases A and B are positive and 
negative, respectively. Mode 5 continues until the energy in the link drops to a pre-
determined level, Edesired, which will be elaborated later. This mode ends by turning off all 
switches. Similar to mode 3 following the turn-off, the voltage rise on the switches 
happens slowly because of the link capacitors. This allow the switch currents to fall at a 
near zero voltage and significantly reduces the turn-off loss.  
Mode 6: No switches carry current in this mode. With the left-over energy from mode 5 
the link resonates and experiences its negative and positive peaks ±Vpeak, as shown in 
Figure 43 and Figure 44(b). This mode ends when the link voltage equals the input voltage 
Vi. This is a perfect moment for Si to turn on at zero voltage. After mode 6, the converter 
starts mode 1 and repeats the cycle.  
The control block diagram of the proposed inverter is depicted in Figure 46. The 
controller’s main task is to monitor the end criteria that were explained in the above 
paragraphs and identify the moment in which a mode should end so that the following 
mode can begin. The Moving Average blocks in the diagram calculate the area below their 
input waveform, therefore they are simple digital integraters. These integrators are re-set 
to zero periodically at the end of their corresponding modes to prepare for the next link 
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cycle. The block diagram also indicates the controller requires samples of five currents, 
namely ii, iA, iB, iC, and iL. However, it does not imply that five current sensors are required. 
This is because the waveforms of ii, iA, iB, iC are actually included in the waveforms of iL, 
as indicated in Figure 43. For example, one can verify that the input current ii matches iL 
in mode 1, and the phase current iA matches the link current iL in modes 3 and 5.  
3.2.3.2 Considerations 
Since the link inductor is separated from the output terminals during the charge mode 
and is separated from the input terminal during the discharge modes, it is inherently a 
buck-boost converter. The inverter is considered to be a buck inverter when vL in mode 5 
 
 
 
 
 
 
 
 
 
Figure 46 - Control block diagram of the proposed inverter. 
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is smaller in magnitude than the Vi. Otherwise it is considered a boost inverter. The six 
modes and the control of the converter in both cases are exactly the same. 
From the above paragraphs, it can be inferred that the input switch, Si, switches at the 
link frequency fLink. The output switches that belong to the phase with the largest current 
reference switch at 2fLink because they conducts in modes 3 and 5, whereas the output 
switches corresponding to the other two phases switch at fLink because they conduct in 
mode 3 or 5.  
The link energy at a point in time, E, is defined as: 
 
𝐸 =
1
2
𝐶𝑡𝑜𝑡𝑣𝐿
2 +
1
2
𝐿𝑖𝐿
2, (69) 
where Ctot is the total link capacitance as seen from the input-side winding. Assuming 
that all output-side link capacitors have the same value of CA1, Ctot is: 
 𝐶𝑡𝑜𝑡 = 𝐶𝑖1 + 3𝐾𝑁
2𝐶𝐴1. (70) 
It was mentioned earlier in the description of mode 5 that the requirement to end this 
mode is that the total link energy in the link reduce to a desired level Edesired. This 
guarantees that the same amount of energy that was delivered to the link in mode 1 leaves 
the link in modes 3 and 5, thereby indirectly balancing the input and output power in every 
cycle.  
Following mode 5, the link resonates in mode 6 at the link resonant frequency, ωres: 
 
𝜔𝑟𝑒𝑠 =
1
√𝐿𝐶𝑡𝑜𝑡
. (71) 
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 Since no power is transferred to the output in mode 6, the link energy in this mode 
remains essentially constant. Noting that at peak voltages, ±Vpeak, the link current is zero, 
one can find the link peak voltage as a function of Edesired: 
 
 
𝑉𝑝𝑒𝑎𝑘 = √
2𝐸𝑑𝑒𝑠𝑖𝑟𝑒𝑑
𝐶𝑡𝑜𝑡
. (72) 
It is recommended to use the lowest possible value for Edesired and Vpeak. This is because 
a large Vpeak requires a higher voltage rating for the components, makes modes 6 too 
lengthy, and unnecessarily reduces the link frequency. A very small Vpeak, on the other 
hand, may make mode 6 too short to such an extent that the digital controller cannot detect 
the end of mode 6. Care must be taken on selection of Edesired when the inverter operates 
as a buck inverter. In this case according to mode 6 in Figure 43, vL should travel from a 
smaller value to a larger value, Vi. If there is not enough energy in the link, it can never 
reach Vi, and ZVS will not be achieved at the turn-on of Si. In boost mode, however, Vpeak 
is greater than Vi by definition. Therefore regardless of buck or boost operation, Vpeak 
should not be smaller in magnitude than the bigger of Vi and vL of mode 5. 
3.2.4 Inverter Design Considerations 
3.2.4.1 Analysis of the Inverter 
The link frequency, fLink, is a function of the circuit parameters and the operating point. 
This section presents a detailed analysis of the converter and can be employed during the 
design phase. Specifically, this analysis establishes a relation between the link parameters, 
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the point of operation, transformer turn ratio, and key variables such as fLink and Ipeak+. The 
following assumptions are made during this analysis: 
 In the charge and discharge modes (odd-numbered modes) the transformer 
winding resistances are factored into the equations. However, since the link 
capacitor voltages are essentially constant in this mode as shown by vL in Figure 
43, all link capacitor currents are almost zero and thereby ignored. This removes 
the capacitors from the circuit model and reduces the circuit order to 1, but causes 
a highly negligible error. 
 In resonant modes, winding resistances are ignored because the impedances of link 
capacitors are larger than the winding resistances by at least three orders of 
magnitude (See Table IV). This reduces the circuit order to 2. 
 Voltage ripples on the input and output filter capacitors and voltage drop on the 
switches are ignored. 
 Unless mentioned otherwise, variable t in the equations of a mode is the time 
elapsed since the start of the mode. Initial conditions for iL and vL at the start of 
mode m are denoted by Im,0 and Vm,0, respectively. 
 As shown in Figure 43, mode 4 is very short. Therefore it is not factored in the 
equations and modes 3 and 5 are combined. The link voltage in modes 3 and 5 is 
a function of time and repeats every π/3 radians. However, the average vL in the 
combined mode, V3,5 is derived in . 
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⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡𝑉3,5 =
3
2𝜋𝐾
?̂?𝑜 ∫ [⁡cos 𝜃
𝜋
6
−
𝜋
6
−
cos(𝜃 + 2𝜋/3) + cos(𝜃 − 2𝜋/3)
2
⁡]⁡𝑑𝜃
⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡=
1.432
2𝐾
?̂?𝑜,
(73) 
where ?̂?𝑜 is the output peak phase voltage. According to Figure 43, the link period is: 
 
𝑇𝐿𝑖𝑛𝑘 =
1
𝑓𝐿𝑖𝑛𝑘
≈ 𝑇1 + 𝑇2 + (𝑇3 + 𝑇5) + 𝑇6. (74) 
Assuming that the resistance of the input winding is Ri, the link voltage and current for 
mode 1 are readily derived. 




  
𝑣𝐿(𝑡) = 𝑉𝑖 − 𝑅𝑖𝑖𝐿 (75) 
𝑖𝐿(𝑡) =
𝑉𝑖
𝑅𝑖
+ (𝐼1,0 −
𝑉𝑖𝑛
𝑅𝑖
) 𝑒−
𝑅𝑖
𝐿 𝑡 (76) 
Since no switches conduct during resonant modes 2 and 6, the link reduces to a second 
order LC circuit. Taking iL and vL as state variables, the following equations are derived 
from the equivalent circuit: 
 
𝑖𝐿 + 𝐶𝑡𝑜𝑡𝐿
𝑑2𝑖𝐿
𝑑𝑡2
= 0 (77) 
𝑣𝐿(𝑡) = 𝐿
𝑑𝑖𝐿
𝑑𝑡
. (78) 
From  and , the solution to link variables during resonant modes is:  





 
𝑖𝐿(𝑡) = 𝐼𝑚,0 cos(𝜔𝑟𝑒𝑠𝑡) + 𝑉𝑚,0√
𝐶𝑡𝑜𝑡
𝐿
sin(𝜔𝑟𝑒𝑠𝑡) 
(79) 
𝑣𝐿(𝑡) = −𝐿𝜔𝑟𝑒𝑠𝐼𝑚,0 sin(𝜔𝑟𝑒𝑠𝑡) + 𝑉𝑚,0 cos(𝜔𝑟𝑒𝑠𝑡) . (80) 
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Similar to mode 1, and assuming winding resistance of Ro for each output-side winding, 
in the combined modes 3 and 5 the link equations are:  




  
𝑣𝐿(𝑡) = −
𝑉3,5
2𝑁𝐾
−
𝑅𝑜
2𝑁2𝐾
𝑖𝐿 (81) 
𝑖𝐿(𝑡) =
−𝑉3,5𝑁
𝑅𝑜
+ (𝐼3,0 +
𝑉3,5𝑁
𝑅𝑜
) 𝑒
−𝑅𝑜
2𝑁2𝐾𝐿
𝑡
. (82) 
So far the equations for iL and vL in every mode are obtained.  These equations, together 
with the description of modes lead to a set of simultaneous equations presented by -
. Unknowns are T1, T2, T3+T5, T6, and I1,0. 
 












   
𝐼𝑖.𝑟𝑒𝑓𝑇𝐿𝑖𝑛𝑘 =
𝑉𝑖
𝑅𝑖
𝑇1 +
𝐿
𝑅𝑖
(𝐼1,0 −
𝑉𝑖
𝑅𝑖
) (1 − 𝑒−
𝑅𝑖
𝐿 𝑇1) (83) 
𝑉3,0 = −𝐿𝜔𝑟𝑒𝑠𝐼2,0 sin(𝜔𝑟𝑒𝑠𝑇2) + 𝑉2,0 cos(𝜔𝑟𝑒𝑠𝑇2) (84) 
1
2
× (𝐿𝐼6,0
2 + 𝐶𝑡𝑜𝑡𝑉6,0
2 ) = 𝐸𝑑𝑒𝑠𝑖𝑟𝑒𝑑 (85) 
𝑉1,0 = −𝐿𝜔𝑟𝑒𝑠𝐼6,0 sin(𝜔𝑟𝑒𝑠𝑇6) + 𝑉6,0cos⁡(𝜔𝑟𝑒𝑠𝑇6) (86) 
−𝐼1,0 = 𝐼6,0 cos(𝜔𝑟𝑒𝑠𝑇6) − 𝑉6,0√
𝐶𝑡𝑜𝑡
𝐿
sin⁡(𝜔𝑟𝑒𝑠𝑇6) (87) 
Equations for the undefined Vm,0 and Im,0 are listed in the Appendix. Equations - 
are in order: current reference requirement at mode 1, voltage requirement at the end of 
mode 2, link energy requirement at the end of the combined modes 3 and 5, voltage 
requirement at the end of mode 6, and current symmetry at start of mode 1 and end of 
mode 6. Once a solution is obtained, Ipeak+ can be derived from . 
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1
2
𝐿𝐼𝑝𝑒𝑎𝑘+
2 =
1
2
× (𝐶𝑡𝑜𝑡𝑉2,0
2 + 𝐿𝐼2,0
2 ) (88) 
Figure 48 presents the converter design plots at the input voltage of 100 V, output line 
to line voltage of 380 Vrms, and output power of 780 W. Selected values for Ctot in the 
plots are 120, 170, and 220 nF. The plots in this figure are valuable during the design 
phase because they show the effects of three parameters, namely L, N, and Ctot on link 
peak current, Ipeak+, and link frequency, fLink. The link peak current is an important variable 
as it determines the transformer’s maximum flux, transformer core loss, and the current 
rating of the input and output switches. Ipeak+ changes only slightly as Ctot increases. This 
is expected because the link capacitors are only in charge of providing soft-switching 
conditions for the semiconductors. A larger value for Ctot results in a slightly larger Ipeak+ 
 
 
 
Figure 47 - Contours of fLink in blue at {3,4,5,7,9,12} kHz and contours of Ipeak+ in red at {30,33,37,40} 
A for Vi=100 V, VLL=380 V at 780 W. 
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because it supplies more energy to the link inductor during mode 2. N and L affect Ipeak+ 
as well; however, the effect of N is more significant. As long as current rating of the input 
switch (and therefore Ipeak+) is the concern, smaller values of N are more favorable.  
 
 
 
Figure 48 -  Link peak current (top) and link frequency (bottom) for various values of N, L, and Ctot for 
Vi=100 V, VLL=380 V at 780 W. 
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Figure 48 also depicts fLink against L and N for three different values of Ctot. fLink is the 
key variable of this inverter mainly because it determines the sampling time of the digital 
controller, controls transformer core loss, and affects the size of terminal filters. The effect 
of Ctot is considerable only on the duration of the resonant modes, i.e., T2, T4, and T6. That 
is why the link frequency is not sensitive to the variation in Ctot. L, on the other hand, has 
a substantial effect on fLink due to its active role in determining the duration of every mode. 
A larger L lengthens every mode and reduces the link frequency. In addition, an increase 
in N prolongs the discharge modes 3 and 5 and reduces the link frequency because the link 
discharge voltage in these modes, V3,5/2NK, is inversely proportional to N.  
The above discussion suggests that smaller values for L, N, and Ctot are generally more 
favorable as they lead to higher values for fLink as well as the switching frequency. An 
increase in the switching frequency, especially in a soft-switching converter, is welcome 
because it reduces the size of filter components and results in smoother terminal 
waveforms. Nonetheless too small values for L, Ctot, and N necessitate a digital controller 
with a very high sampling frequency. Also a small N increases the reflected voltage on the 
input-side switch and calls for a higher voltage rating for that switch. Figure 47 shows the 
contour plots of Ipeak+ and fLink for different values of Ctot at the same terminal values as 
that of Figure 48. The significance of this plot is that it offers almost all important 
parameters and variables of the inverter within the same graph. One can quickly select the 
values for L, C, and N for a design that targets a specific link frequency and switch current 
rating. 
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3.2.4.2 Switch Voltage and Current Stress 
Although resonant and partial resonant converters exhibit a superior performance over 
hard-switching converters in terms of switching losses and EMI emissions, they often 
result in a higher stress on the components and semiconductor devices. The most notable 
advantage of having a cascaded series of H-bridge cells on the output side of the proposed 
inverter is the reduction on the output side switch ratings. This reduction happens on the 
voltage rating as well as current rating.  
The maximum current through an output switch happens in mode 3 simply because the 
link current in this mode is larger than in mode 5. According to Figure 45(a), the link 
inductor is discharged through 2K H-bridge cells. Each cell receives one over 2Kth (1/2K) 
of the link current. Making a conservative assumption that the current at the start of mode 
3, I3,0, is almost equal to the link peak current Ipeak+, the maximum current that an output 
switch has to conduct, Istress,  is: 
 
Figure 49 - Simplified equivalent circuit of a cell K of phase x to consider the effect of output winding 
leakage inductance of cell power sharing. 
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𝐼𝑠𝑡𝑟𝑒𝑠𝑠 =
𝐼𝑝𝑒𝑎𝑘+
2𝑁𝐾
. (89) 
The maximum voltage stress on an output-side switch, Vstress, happens in mode 6 because 
this mode accommodates the link peak voltage. A KVL equation on the loop shown in 
thick lines in Figure 45(a) finds this voltage as a function of time: 
⁡⁡⁡𝑉𝑠𝑡𝑟𝑒𝑠𝑠 =
1
2𝑁
𝑉𝑝𝑒𝑎𝑘 +
1
2𝐾
?̂?𝑜 sin(𝜔𝑜𝑡) , 0 < 𝜔𝑜𝑡 < 𝜋,
(90) 
⁡⁡⁡𝑉𝑠𝑡𝑟𝑒𝑠𝑠 =
−1
2𝑁
𝑉𝑝𝑒𝑎𝑘 +
1
2𝐾
?̂?𝑜 𝑠𝑖𝑛(𝜔𝑜𝑡) , −𝜋 < 𝜔𝑜𝑡 < 0. 
where ωo is the phase angular frequency and t is time elapsed after an appropriate 
reference. It was mentioned earlier that under boost operation, Vpeak can be equal to vL of 
mode 5. In reference to Figure 43, the maximum absolute value for vL in mode 5 is the one 
over 2Kth (1/2K) of the peak line-to-line voltage. Therefore one can rewrite  for boost 
mode as: 
⁡⁡⁡⁡⁡⁡𝑉𝑠𝑡𝑟𝑒𝑠𝑠 =
1
2𝐾
?̂?𝑜 (
√3
2𝑁
+sin(𝜔𝑜𝑡)) , 0 < 𝜔𝑜𝑡 < 𝜋,
(91) 
⁡⁡⁡⁡⁡⁡𝑉𝑠𝑡𝑟𝑒𝑠𝑠 =
1
2𝐾
?̂?𝑜 (−
√3
2𝑁
+sin(𝜔𝑜𝑡)) , −𝜋 < 𝜔𝑜𝑡 < 0. 
Equations (, ) show that the voltage and current stress on the output-side switches 
decrease linearly as the number of cells per phase, K, increases. 
3.2.4.3 Leakage Inductances and Current Sharing 
In certain multiple-winding topologies where the magnetizing inductance has to 
discharge onto several output windings, the leakage inductances may disturb the balance 
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in current sharing among the windings. For example, an ideal conventional multiple 
winding fly-back converter with equal number of turns on the output windings has an 
inherent tendency to balance the cell output voltages equally. This is because the diodes 
in the cells with lower voltages start conducting sooner than other cells, receiving a bigger 
share of the magnetizing current. However, in a practical case this beneficial tendency is 
severely fought against by the unequal leakage inductances of the output windings. This 
is because at the moment the diodes in a conventional fly-back converter start conducting, 
the leakage inductances of the output windings are supposed to start carrying the link peak 
current. Therefore, the leakage inductances currents at turn-on of the diodes have to 
suddenly rise from zero to their peak value. This sudden change in current is resisted by 
the leakage inductances and the cells with larger leakages will receive a smaller share of 
current. This problem, however, does not exist in the inverter proposed in this section due 
to the presence of the link capacitors. Prior to conduction of the output switches, the 
leakage inductances are softly pre-charged to their peak current by the magnetizing 
inductance, and as soon as the switches conduct, the current flows to the output filter 
capacitors. Prior to conduction of the output switches, current in the leakage inductances 
match closely, because these currents are mainly determined by the large impedances of 
the link capacitors and not by the small impedances of the leakage inductances. For 
example, Figure 49 shows a simplified schematic of output cell K of phase x at a moment 
prior to conduction of switches Sx+. In the experiments of this section the typical values 
for the output winding leakage impedance, ωresLlK, and the link capacitor impedance, 
1/ωresCxK, are 1.1 Ω and 1333 Ω, respectively.  
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3.2.5 Experimental Results 
A 780 W setup with two H-bridge cells per phase (K=2) is built and tested to verify the 
operation of the proposed inverter as depicted in Figure 50. The inverter specifications 
and component values used in the inverter are listed in Table I. The link current and 
voltage along with the unfiltered input current are shown in Figure 51. The selected link 
peak voltage is 135 V. The measured link frequency and link peak current are 12.1 kHz 
and 36 A, respectively. The values predicted by Figure 48 are 11.6 kHz and 35.8 A, which 
are in agreement with the experimental results. By examining the waveform vL, one can 
 
 
 
Figure 50 - Photograph of the inverter. 
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verify that the link discharge voltage is greater in magnitude than the link charge voltage. 
TABLE V.   INVERTER AND COMPONENT SPECIFICATIONS AND NOMINAL VALUES 
Output Power 780 W 
Input Voltage (Vi)  100 V
Line Output Voltage (VLL) 380 Vrms 
Output Frequency 60 Hz 
Link Inductance (L) 110 μH 
Total Link Capacitance (Ctot) 120 nF 
Link Resonant Frequency (ωres/2π) 43.8 kHz 
Input Filter (Li, Ci) 10 μH, 1 mF 
Output Filter (Lx, Cx) 0 μH, 5 μF 
Input Switch (Si) IXFH60N65X2 (MOSFET) 
Output Switches (Sx+, Sx−) IRG7PH42UD (IGBT) 
Transformer Core PM-74×59 (N27) 
Transformer Turn Ratio (N) 1 
Digital Controller TMS320F28335 
Figure 51 - Link current, link voltage and unfiltered input current at operating conditions of Table V 
(boost mode). 
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This indicates that individual cells are operating in boost mode. An example of the buck 
mode will be presented later in this section.  
Figure 52 shows the input and output switch waveforms. Due to the resonance of the 
link in even-numbered modes, all switches turn on at zero voltage. Also, the presence of 
link capacitors in parallel with every winding creates near ZVS conditions at turn-off of 
all switches. The leakage inductances of the transformer result in oscillations in the link 
 
(a) input switch voltage and current 
 
(b) output switch voltage and current 
Figure 52 - Switching waveforms 
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and switch waveforms. However, they do not interfere with the soft-switching of the 
semiconductor devices. 
The sinusoidal currents generated by the inverter are presented in Figure 53(a). The 
high-frequency link voltage is shown in this figure to verify the average link discharge 
voltage predicted by . At the output line-to-line voltage of 380 Vrms, the value for V3,5 
 
 
 
(a) Inverter output currents and link voltage 
 
(b) Inverter output current, output switch voltage stress, and output winding current sharing. 
Figure 53 - Overall performance of the inverter at unity power factor and operating conditions of Table 
V. 
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from  is 111 V which is corroborated by Figure 53(a). The measured efficiency of the 
inverter is 92.5%. (The authors would like to mention to the reviewers that this efficiency 
is a little lower than the expected efficiency of the proposed topology because in this 
prototype 1200 V IGBTs are used as output side switches. Such switches contribute 
significantly to the conduction losses).  
Figure 53(b) shows the phase A output current and switch SA− voltage. The predicted 
value for maximum output switch voltage from  for Vpeak=135 V is 142 V which 
closely matches the experimental results. On the same figure, the winding currents through 
cells 1 and 2 of phase A are plotted for a period of output current. The leakage inductances 
for these two cells are measured to be 5 and 2.82 μH, respectively. Although the leakages 
are significantly different, Figure 53(b) shows that the current is divided equally between 
the cells. Therefore, the output cells share the power equally.  
It was mentioned earlier that in Figure 51, the cells operate in boost mode. If the 
requested output voltage by the load is small, the cells may operate in buck mode 
individually (the total output voltage may still be greater than the input voltage due to 
existence of more than one cell per phase). Figure 54 shows the link variables while the 
inverter operates in buck mode. The operation and control of the converter in boost and 
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buck modes are identical and as a results there are no transition glitches. The measured 
values for fLink and ipeak+ in this figure are 10.65 kHz and 18.22 A which are very close to 
the calculated values of 10.8 kHz and 18.75 A, respectively.  
 
 
Figure 54 - Link current, link voltage and unfiltered input current at Vin=100 V, VLL = 230 Vrms at 310 W 
for L=188 µH and Ctot = 110 nF. 
  
 
 
 
Figure 55 - Phase voltage, phase current, unfiltered input current, and link voltage at Vin=100 V, VLL = 
400 Vrms at 640 W for L=170 µH and Ctot = 110 nF. 
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In order to further validate the operation of the inverter, Figure 55 shows the inverter 
waveforms while it supplies power to a series RL load with a fundamental power factor 
of 0.86. The load inductor is slightly saturated and creates a voltage distortion. Figure 55 
indicates that the proposed converter is capable of injecting sine current to the load even 
if the load exhibits a benign non-linear behavior. This is because the controller in the 
proposed inverter shapes the current on a cycle-by-cycle basis as described earlier.   
3.3 Conclusion 
This chapter proposed two isolated DC-AC power converters.  The first topology is an 
isolated inverter that utilizes a parallel ac link between its input and output semiconductors 
to achieve soft-switching throughout the operating range. The multiple winding 
transformer allows for series connection of output cells to achieve a high terminal 
voltages. Input and output currents are controlled by a digital controller on a cycle-by-
cycle basis. An in-depth analysis of the converter’s operation is peresnted, including 
mathematical modeling, design guidelines, loss calculation, and current shaping. 
Experimental results on single-transformer and multiple-transformer prototypes are 
carried out to cover several modes of operation, including leading and lagging power 
factor loads, buck and boost modes of operation, and converter response to input voltage 
and current variations. 
The second proposed topology is a single-ended inverter with a single input-side switch 
and cascaded output-side switch cells. The cascaded output cells allow for the utilization 
of switches with smaller current and voltage ratings to achieve higher powers. Isolation is 
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provided through a high-frequency multiple-winding transformer. Details of the operation 
were studied and the experimental results were included. 
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4 AC-AC TOPOLOGIES 
4.1 Introduction 
One of the key contributions of modern power electronics to the industry is the 
elimination of the need for bulky energy storage elements and large transformers. Energy 
storage elements such as capacitors and inductors are often used to filter out unwanted 
components in voltages or currents; and bulky transformers are used to change voltage 
levels and/or provide galvanic isolation. Modern power electronics relaxes the filtering 
requirements either by proposing power conversion methods that avoid or decrease 
unwanted harmonic bi-products, or by pushing the problematic harmonic content to a 
higher range in the frequency spectrum. Similarly, modern power electronics helps reduce 
or eliminate bulky line-frequency transformers by increasing the power conversion 
frequency, which in turn reduces the transformer core volume by one or two orders of 
magnitude. 
Since more than a century ago, line-frequency transformers have been actively 
incorporated in the power transfer and distribution system to change the voltage level. 
Such transformers are very reliable, but provide no other function [81]. Solid-state 
transformers, however, can offer the same function along with several more, including 
VAR compensation, power flow management, dynamic voltage level control and 
sag/swell compensation, frequency alteration even to/from DC, increased power quality, 
fault isolation, active filtering, etc. [82]-[85]. 
Areas of applicability of solid-state transformers is quite wide. Solid-state transformers 
are expected to be a key component in future traction systems due to their high efficiency 
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and low weight and volume [86]-[88]. Solid-state transformer are also anticipated to be an 
important component in smart grids due to their controllability [77][89]-[91]. 
A widely used criterion to categorize solid-state transformer topologies is the number 
of stages [83]: 
 AC-DC followed by DC-HFAC, followed by HFAC-DC, followed by DC-AC 
conversions; 
 AC-HFAC followed by HFAC-DC, followed by DC-DC, followed by DC-AC 
conversions; 
 AC-HFAC, followed by HFAC-AC conversions. 
The third option in the above list does not require bulky DC capacitors. As a result it 
results in a higher power density at the cost of simplicity of control and protection. In this 
chapter, two single-stage AC-AC conversion topologies are proposed. Neither of the 
proposed topologies require dc capacitors. In both topologies, voltage stress is split equally 
among the semiconductors. This allows in converter input or output terminals to interface 
medium voltage sources/loads without utilization of high-voltage semiconductor. 
4.2 The Proposed AC-AC Topologies 
Figure 56 is a circuit diagram of the proposed Cascaded H-Bridge three-phase buck 
boost AC-AC converter.  The three-phase AC-AC converter includes an input side Va, Vb, 
Vc, and an output side VA, VB, VC.  Each input phase and each output phase include a 
modular H-Bridge switch cell. On either the output or the input side, there could be 1 or 
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more H-Bridges connected in series. In Figure 56, each input phase includes K cells. Each 
 
Figure 56 - Cascaded H-Bridge AC-AC Converter 
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cell is composed of four switches and is connected across a winding of a multiple winding 
transformer. In a typical embodiment, the multiple-winding transformer provides galvanic 
isolation between the input and the output. Each cell includes a link capacitor, Cxk.  In a 
typical application, the resonant capacitors are rated at approximately a few tens or 
hundreds of nano-Farads, which is considerably smaller than capacitors utilized in 
conventional power-conversion applications, which could range from a few hundred 
micro-Farads to several thousand micro-Farads. The decreased size of the capacitor 
reduces the need for external heating or cooling systems for the three-phase buck boost 
AC-AC converter.  Compared to conventional power-conversion applications [9], the 
proposed three-phase buck boost AC-AC converter exhibits a reduction factor of 1/2 in 
the voltage stress on output switching devices, and a reduction factor of 1/2K on input 
switches.  The link capacitors Cxk together with the magnetizing inductance of the multiple 
winding transformer, L, form a parallel resonant tank that partially resonates during 
operation of the three-phase buck boost AC-AC converter.  In a typical embodiment, the 
inductor may be the magnetizing inductance of the multiple-winding transformer or an 
external or parasitic inductor. The multiple-winding transformer is illustrated by way of 
example in Figure 56 as including six windings; however, in various other embodiments, 
any other arrangement of multiple-winding transformers may be utilized provided that a 
winding of each transformer is coupled to a winding of another transformer.  Additionally, 
the input and output terminals of the three-phase buck boost AC-AC converter may be 
connected to a filter network such as a three-phase capacitive or capacitive/inductive filter. 
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The three phase AC-AC converter bidirectional. In Figure 56, the left side of the three-
phase AC-AC converter has been illustrated to be the input side; however, the right side 
could as the input side and the left side.  
The switching device in the three-phase AC-AC converter can either be four-quadrant 
devices or two quadrant devices as shown in Figure 57, depending on which the converter 
can be double-ended or single ended.  In the single-ended embodiment, the two-quadrant 
switching device is a bidirectional blocking semiconductor switching device such as, for 
example, a reverse-blocking IGBT, and IGBT in series with a diode, or a MOSFET in 
series with a diode. In double-ended embodiment, the switching device could be any 
bidirectional blocking and conducting semiconductor switching device.  For example, the 
bidirectional blocking and conducting semiconductor switching device in Figure 57 
includes two single semiconductor switching devices and two diodes. Generally, the 
double-ended converter is utilized in applications involving higher power such as, for 
example, applications involving at least a few kilo-Watts to several hundred kilo-Watts. 
In an application, if the voltage ratio between the input and output line-to-line voltages are 
 
 
Figure 57 – Switch realization in the proposed AC-AC converter. 
 
 
or
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significantly different than 1, the converter of Figure 58 may be more appropriate. In this 
converter, one side is composed of several cascaded H-Bridge cells, while the other side 
is based on the conventional three-leg structure of [9].  
Figure 59 is a circuit diagram of a three-phase buck boost AC-AC converter with voltage 
balancing windings. The three-phase AC-AC converter includes a multiple-winding 
transformer disposed between the input and output sides. The transformer has 3×(K-1)+1 
windings on the input side and four windings on the output side. 
 
 
 
 
 
 
 
 
 
Figure 58 – Three-phase AC-AC converter with cascaded H-Bridge cells on one side only. 
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Each input and output phase is assigned to a leg. Each input leg includes K-1 auxiliary 
 
Figure 59 – AC-AC converter with voltage balancing windings 
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transformer windings, K-1 link capacitors Cxk, and 2K switching devices. Each winding is 
connected in parallel to a resonant capacitor. The switching devices are either four-
quadrant or two-quadrant devices, as shown in in Figure 57, which will result in a double-
ended or single-ended converter, respectively. The windings mounted on the converter 
legs do not take part in power transfer. The role of the leg windings is to distribute voltage 
stress on the semiconductor devices equally. Power flows through the main two windings 
shown at the center of Figure 59. The turn ratio between the two main windings is 1:NT. 
On each of the input legs, the number of turns in the voltage balancing windings reduces 
by a factor of 1/2. For example, when the outermost winding on the input phases, i.e., the 
main input winding, has 1 turn, the innermost windings of the input legs have 1/2k-1 turns. 
Similarly, if the main output winding has NT turns, the innermost windings of the output 
phases have NT/2 turns. The converter of Figure 59 exhibits a reduction factor of 1/K and 
1/2 in the voltage stress on the input side and output side semiconductors, respectively, 
when compared to the conventional power-conversion systems of [9]. Generally, the link 
capacitors are rated at approximately a few hundred nano-farads, which are considerably 
smaller than capacitors utilized in conventional power-conversion applications. This 
converter is bidirectional.   
The multiple-winding transformer is illustrated by way of example in Figure 59 as 
including several windings; however, in various other embodiments, any other 
arrangement of multiple-winding transformers may be utilized provided that a winding of 
each transformer is coupled to a winding of another transformer. Additionally, the input 
and output terminals of the three-phase buck boost AC-AC converter may be connected 
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to a filter network such as a three-phase capacitive or capacitive/inductive filter. In an 
application, if the voltage ratio between the input and output line-to-line voltages are 
significantly different than 1, the converter of Figure 60 may be more appropriate. In this 
converter, one side includes several voltage-balancing windings, while the other side is 
based on the conventional three-leg structure of [9].  
Operation of the Proposed AC-AC Converters 
In reference to AC-AC converters of Figure 56 and Figure 59, as stated before, each 
converter has a parallel resonant that partially resonates during the converter’s operation. 
The link inductor in these converters transfers energy by charging from the selected input 
phase pair and discharging into the selected output phase pairs. The link inductor current 
 
 
 
 
 
 
 
 
Figure 60 – Three-phase AC-AC converter with voltage-balancing windings on one side only. 
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and voltage are hereinafter referred to the link current and link voltage, respectively. 
Depending on the choice of first or second embodiment for the converters (two-quadrant 
or four-quadrant switch realizations), each link cycle is comprised of eight or sixteen 
operating modes as elaborated in the rest of this section. By no way of limitation and for 
the sake of brevity and simplicity of naming conventions, it is assumed that components 
are ideal. There are periods when all semiconductor switches are in blocking mode and 
the link is not connected to either of the terminals, and therefore is allowed to resonate 
until the link voltage meets certain requirements. The resonant periods provide ZVS for 
every switch turn-on, and near-ZVS for every switch turn-off transition.  
Due to similarities between the proposed cascaded H-Bridge converter and the voltage-
balancing converter, the description of modes and operating waveforms are combined in 
this section. In the single ended embodiment of converters of Figure 56 and Figure 59 with 
two-quadrant switches, each link cycle is comprised of eight modes. Two modes charge 
the link from the input, and two modes discharge the link into the output. Partial resonance 
happens at the remaining four modes (even-numbered modes). Without loss of generality, 
unity power factor is assumed at the input terminals in this section. 
Operation of single-ended embodiment 
The operating waveforms are shown in Figure 61. 
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Mode 1: The link charges with positive current through the two input phases whose 
current reference difference (and therefore voltage difference) has the biggest magnitude. 
Figure 62 show an example of mode 1. The thick lines in Figure 62 show the path and 
switches that current goes through. In these figures, input phases a and b current references 
have the largest difference and are selected to carry current. Phases a and b in these figures 
have positive and negative current references, respectively, therefore the switches in thick 
lines are selected to carry current. In case current references of phases a and b were 
negative and positive respectively, then opposite switches of phase a and b would conduct 
to have positive current in the link. Assuming that the link frequency in much higher than 
input frequency, the voltage on the link inductor in this mode is almost constant and the 
 
 
 
 
Figure 61 - Operating waveforms of single-ended embodiments  
 
 126 
 
link current increases almost linearly, as shown in Figure 61. This mode goes on until one 
 
 
Figure 62 - Current path in charging mode 1. 
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of the phases in the input pair meets its current reference.  
 
 
 
 
Figure 63 - Current path in resonant modes 2, 4, 6 and 8. 
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Mode 2: None of the switches conduct. The link resonates as and its voltage drops in 
magnitude, as shown in Figure 61. The path of current is shown in thick lines in Figure 
63. At the instant when the link voltage matches the input phase pair whose current 
reference difference has the second highest magnitude of all, the switches on that pair start 
conducting. Similar to mode 1, switches in the conducting phase pair should be selected 
in a way that the polarity of current in the conducting phases matches their references and 
positive current flows through the link inductor. For example, Figure 64 show conducting 
switches for the case where phases a and c have positive and negative current references, 
respectively. Voltage on the conducting switches at the instant they turn on is 
approximately zero. This results in zero-voltage at turn-on and significantly reduces 
switching losses.  
Mode 3: The selected input phase pair from mode 2 charges the link with positive 
current, as shown in Figure 61. This mode goes on until the conducting phases meet their 
current reference. This should happen at the same time on both phases since phase currents 
sum to zero at every instant. Soft switching at turn-off is achieved because the winding 
capacitors and the input filter capacitors limit the rate of rise of voltage on the switches. 
The same phenomenon happens at the end of mode 1 as well. At the end of mode 3 all 
switches are gated off.  
Mode 4: No switches carry current in this mode, therefore the link resonates and link 
voltage changes polarity, as shown in Figure 61. The path of current is shown in Figure 
63. On the output side, out of the three output phase pairs AB, BC, and AC, the two pairs 
which accommodate the phase with the largest current reference magnitude are candidates 
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for conduction in mode 5. Out of these two pairs, the one with the smaller voltage 
 
 
Figure 64 - Current path in mode 3. 
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difference magnitude is selected for mode 5, and the other is selected for conduction in 
 
 
Figure 65 - Current path in mode 5. 
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mode 7. This leads to a descending voltage sequence as shown in Figure 61, which is an 
essence in having zero-voltage turn-on. Switches corresponding to the chosen pair start 
 
 
Figure 66 - Current path in mode 7. 
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conducting only when the reflected link voltage through the transformer turns ratio 
matches the pair voltage difference. As in mode 2, this ensures zero-voltage turn-on for 
all conducting switches.  
Mode 5: The link is discharged on the output pair and its current reduces almost linearly 
as shown in Figure 61. Switches in the conducting phase pair should be selected in a way 
that the polarity of current in the conducting phases matches their references and the 
positive link current ramps down. For example, Figure 65 show the path and the 
conducting switches for the case where phase pair AB conducts. Current references for 
phases A and B in Figure 65 are positive and negative, respectively. This mode continues 
until one of the phases in the pair, namely the phase with the smaller current reference, 
meets its current reference. At this moment the switches are gated off and mode 5 ends. 
Mode 6: No switches carry current and the link resonates as shown in Figure 61. The 
negative link voltage increases in magnitude, until it equals the reflected voltage 
difference of the selected output pair for mode 7. At this point, the switches corresponding 
to the pair start conducting to carry the positive link current. Selection of a proper phase 
pair for mode 7 was explained above in the discussion of mode 5. Similar to other resonant 
modes, zero-voltage switching at turn-on is achieved.  
Mode 7: The selected output pair discharges the link, as shown in Figure 61. Similar to 
mode 5, switches in the conducting phase pair should be selected in a way that the polarity 
of current in the conducting phases matches their references and the positive link current 
ramps down. For example, Figure 66 show the path and the conducting switches for the 
case where phase pair AC conducts. Current references for phases A and B in Figure 66 is 
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positive and negative, respectively. This mode continues until the energy in the link drops 
to a pre-determined level Edesired. This will be elaborated in a later section. This mode ends 
by turning all switches off.  
Mode 8: No switches carry current in this mode. With the left-over energy from mode 
7 the link resonates and the link voltage goes positive, as shown in Figure 61. At this point, 
the link current changes direction. This mode ends when the link voltage equals the input 
phase pair with the largest current reference difference. The proper switches on the input 
are gated on at zero voltage to prepare the converter for mode 1. 
Operation of the double-ended embodiments 
 
Figure 67 - Operating waveforms of double-ended embodiments  
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The operating waveforms for the double ended embodiments are shown in Figure 67. 
Comparing with the single-ended waveforms of Figure 61, one can verify that the 
operations of both embodiments are identical in the first 7 modes. Therefore, only mode 
8 will be described here.  
Mode 8: No switches carry current in this mode. With the left-over energy from mode 
7 the link resonates and the negative link voltage grows in magnitude to have its peak, as 
shown in Figure 67. At this point the link current changes direction. This mode ends when 
the link voltage equals the input phase pair with the largest current reference difference. 
The proper switches on the input are gated on at zero voltage to prepare the converter for 
mode 9. 
As shown in Figure 67, modes 9-16 follow essentially the same concept set forth in the 
discussion of modes 1-8. However, the link current and voltage have reversed polarities 
as compared to modes 1-8. In modes 9-16, the link current experiences its negative half 
cycle. This allows bipolar utilization of the magnetic device and makes the converter 
capable of transferring power through both polarities of the link current, as is the case for 
all double-ended converters.  
It was mentioned earlier in description of modes that the requirement to end mode 7 
(and 15) is to have the energy left in the link reduced to a desired level, Edesired. This 
condition guarantees that the same amount of energy that was delivered to the link in 
modes 1 and 3 (and 9 and 11), is taken from the link in modes 5 and 7 (and 13 and 15), 
thereby indirectly balancing the input and output powers. Since Edesired is the link energy 
content, it also determines the link peak voltage in mode 8 (and 16). 
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4.3 Simulation Results 
The converter of Figure 58 is simulated in this section as a step-up three-phase AC-AC 
converter with single-ended operation. The input phases A, B, and C are supplied through 
an 85 V three-phase line. On the output side, each phase includes two cascaded H-Bridge 
cells (K=2). The output phases feed a three-phase resistive load of 180 Ω per phase. The 
output current reference is generated using the same method that was described in section 
3.1.2. The inverter nominal values and component specifications are shown in Table VI.  
 
TABLE VI.   COMPONENT SPECIFICATIONS AND NOMINAL VALUES FOR CONVERTER OF FIGURE 58 
Output Power 1.4 kW 
Line Input Voltage 85 Vrms 
Line Output Voltage 380 Vrms 
Input Frequency 60 Hz 
Output Frequency 50 Hz 
Link Inductance (L) 110 μH 
Total Link Capacitance (Ctot) 168 nF 
Link Resonant Frequency (ωres/2π) 37.0 kHz 
Input Filter (Li, Ci) 820 μH, 40 μF 
Output Filter (Lx, Cx) 10 μH, 10 μF 
Transformer Turn Ratio (N) 1 
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Figure 68 depicts the link voltage and current waveforms as seen on the input-side 
winding. The converter in this figure operates at a link frequency of 10.5 kHz at an output 
power of 1.38 kW. The input current and output voltages of this converter are shown in 
Figure 69. Prior to the instant of 0.036 seconds the converter outputs 690 W to the resistive 
load at an output line voltage of 350 Vrms. At 0.036 seconds the input reference is doubled 
by the upper-hand controller. In response, the converter’s output current reference 
increases to maintain power flow balance between the input and output terminals. Between 
0.036 seconds and 0.074 seconds the converter operates at 1.38 kW. At 0.074 seconds the 
input current reference is changed back to its original value. Figure 69 shows that the 
proposed converter is capable of regulating the input and output currents successfully. The 
link current is also visible in this figure.  
The voltage stress on an output switch while the converter operates at an output voltage 
of 492 Vrms is illustrated in Figure 70 for a full period of output voltage. Even though the 
 
Figure 68 - Link voltage and current in the AC-AC converter of Figure 58  
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instantaneous outout line votlage at this point of operation is as big as 700 V, the switch 
 
Figure 69 - Operating waveforms of the AC-AC converter of Figure 58 
Top: Input currents; Middle: Output voltage; Bottom: Link current 
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voltage stress does not exceed 200 V. The is because the voltage stress is split equally 
amount four H-Bridge cells (2×K).  
 
TABLE VII.   COMPONENT SPECIFICATIONS AND NOMINAL VALUES FOR CONVERTER OF FIGURE 60 
Output Power 5.4 kW 
Line Input Voltage 1200 Vrms 
Line Output Voltage 208 Vrms 
Input Frequency 60 Hz 
Output Frequency 50 Hz 
Link Inductance (L) 350 μH 
Total Link Capacitance (Ctot) 65 nF 
Link Resonant Frequency (ωres/2π) 33.0 kHz 
Input Filter (Li, Ci) 7 mH, 4 μF 
Output Filter (Lx, Cx) 30 μH, 30 μF 
Transformer Turn Ratio (NT) 0.5 
 
 
Figure 70 - Output switch voltage stress in the converter of the AC-AC converter of Figure 58  
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The three-phase AC-AC converter of Figure 60 is simulated as step-down converter to 
convert a 60 Hz, 1.2 kVrms votlage to a 50 Hz, 208 Vrms voltage. In addition to the shared 
main winding on the input side, each of the input phases A, B, and C includes two votlage 
balancing windings (K = 3). This reduces the voltage stress on the input switches by a 
factor of 1/3. The input switches in this converter are chosen to be four-quadrant devices 
to demonstrate the operation of the converter in double-ended mode. The turn ration 
between the main input and output windings is 1:0.5, i.e., NT = 1. The specifications of 
the simulated inverter are shown in Table VII.  
The input current and output votlages of the AC-AC converter while it supplies a 
resistive load of 8 Ω per phase are depicted in Figure 71. This figure verifies that the three-
phase converter is capable of shaping the input and output currrents successfully. The link 
 
Figure 71 - Input current and output voltage of the converter of Figure 60 
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voltage and current waveforms are shown in Figure 72. The link current and voltage are 
symmetrical in their positive and negative half cycles and no dc offset is present on the 
link current. The converter at this point of operation is in buck mode because the link 
charging votlage of about 1650 V is greater than the link discharging voltage of about 500 
V. The link frequency and link peak currents are 20 kHz and 39 A, respectively.  
It was stated previously that in the AC-AC converter with voltage balancing windings, 
only the main two windings are in charge of power transfer and the voltage balancing 
windings carry current in resonant modes only. The current waveforms for the main 
winding and the innermost voltage-balancing winding for phase A on the input side are 
shown in Figure 73. As showin the figure, the voltage balancing winding carries only a 
negligible amount of current in charging mdoes 1 and 3.  
 
Figure 72 - Link voltage and current waveforms of the converter of Figure 60  
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4.4 Conclusion 
This chapter of the disertation proposed two thre-phase AC-AC power converters with 
reduced votlage stress on the switches. As expected of most AC-AC converters, the 
proposed topologies are bidirectional in terms of power flow. The first topology uses 
several H-Bridge cells on each phase to achieve a high voltage rating at the terminal 
without rasing a need for high-voltage semiconductors. The second toplogy takes 
advantage of several voltage balancing windings in each phase to split the voltage stress 
equally among the switches. Both topologies could be implemented as either a single-
 
Figure 73 - Current through the main and the voltage balancing windings of the converter of Figure 60  
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eneded converter or a double-ended one, depending on the cost and application. 
Simulation results for both topologies are presented.  
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5 CONCLUSIONS AND SUGGESTIONS FOR FUTURE WORK 
This dissertation proposes two DC-DC converters in chapter 2, namely a Push-Push 
toplogy and a high step-up Flyback toplogy. The former requries active switches on the 
input and output side while the latter has only one switch in the input side. Two DC-AC 
inverters that include series-connected cascaded H-Bridge cells on their AC side are 
prposed in chapter 3. Both converter maintain soft-switching throughout their range of 
operation and are able to achieve a high voltage boost ratio due to their buck-boost nature 
and serially connected output cells. In chapter 4 two single-stage AC-AC power converter 
with isolation and soft-switching are presented. One topology uses cascaded H-Bridge 
cells while the other uses voltage-balancing windings to split the voltage stress among the 
switches. 
While all of the proposed topologies provide certain advantages, the analysis carried out 
in this dissertation brings to attention the following items. 
 The majority of power loss in the proposed converters is attributed to the switch
conduction dissipation. Future implementations of the converters may take 
advantage of wide band-gap devices to increase the conversion efficiency 
[92][93][94]. Such devices are commercially available in two classes, namely 
Silicon-Carbide and Gallium-Nitride. Since all of the proposed switches offer a 
limited rate of voltage change during switching transients, and because voltage 
stress is reduces among the switches, use of low-voltage wide band-gap devices 
is anticipated to result in significant advantages in terms of efficiency. Such 
devices offer a small on-state voltage drop. Specifically, the input-side switches 
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in the proposed inverters of chapter 3 could take great advantage of Gallium-
Nitride devices. 
 The proposed topologies in chapters 3 and 4 of this dissertation benefit from the 
reduced voltage stress, reduced rate of voltage change, and scalability of their 
structure, all of their input (or output) switches toggle at the same time. A future 
line of research may be dedicated to discover a scheme to interleave the 
switching transitions. This could increase the frequency on the unwanted 
terminal ripples by an integer factor, which in turn reduces the size of the 
required terminal components.  
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APPENDIX 
Equations for Vm,0 and Im,0 used in - for the double-ended DC-AC converter are 
included below. 
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The equations for a switch average and RMS currents in the above equations are: 
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U1 and U2 in () and () are defined below. 
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Equations for Vm,0 and Im,0 used in (49-53) for the single-ended DC-AC converter are 
listed below. 
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